×
验证码:
换一张
忘记密码?
记住我
×
登录
中文版
|
English
中国科学院计算技术研究所机构知识库
Institute of Computing Technology, Chinese Academy IR
登录
注册
ALL
ORCID
题名
作者
学科领域
关键词
文献类型
出处
收录类别
出版者
发表日期
存缴日期
资助项目
学科门类
学习讨论厅
图片搜索
粘贴图片网址
首页
研究单元&专题
作者
文献类型
学科分类
知识图谱
新闻&公告
在结果中检索
研究单元&专题
中国科学院计算技术... [14]
作者
Li, Xiaow... [12]
Wang, Ying [9]
Li, Huawei [7]
Han, Yinhe [5]
Zhang, Lei [5]
Liu, Cheng [4]
更多...
文献类型
期刊论文 [16]
发表日期
2024 [1]
2023 [3]
2022 [1]
2019 [1]
2017 [2]
2016 [3]
更多...
语种
英语 [16]
出处
IEEE TRAN... [16]
资助项目
National B... [3]
National N... [3]
National N... [3]
National N... [2]
National N... [2]
National N... [2]
更多...
收录类别
SCI [16]
资助机构
×
知识图谱
CSpace
开始提交
已提交作品
待认领作品
已认领作品
未提交全文
收藏管理
QQ客服
官方微博
反馈留言
浏览/检索结果:
共16条,第1-10条
帮助
限定条件
出处:IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS
已选(
0
)
清除
条数/页:
5
10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100
排序方式:
请选择
WOS被引频次升序
WOS被引频次降序
提交时间升序
提交时间降序
期刊影响因子升序
期刊影响因子降序
题名升序
题名降序
作者升序
作者降序
发表日期升序
发表日期降序
In-Memory Wallace Tree Multipliers Based on Majority Gates Within Voltage-Gated SOT-MRAM Crossbar Arrays
期刊论文
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2024, 页码: 8
作者:
Hui, Yajuan
;
Li, Qingzhen
;
Wang, Leimin
;
Liu, Cheng
;
Zhang, Deming
;
Miao, Xiangshui
收藏
  |  
浏览/下载:6/0
  |  
提交时间:2024/05/20
In-memory computing
majority gates
voltage-gated SOT-MRAM
Wallace tree multiplier
Exploring Winograd Convolution for Cost-Effective Neural Network Fault Tolerance
期刊论文
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2023, 卷号: 31, 期号: 11, 页码: 1763-1773
作者:
Xue, Xinghua
;
Liu, Cheng
;
Liu, Bo
;
Huang, Haitong
;
Wang, Ying
;
Luo, Tao
;
Zhang, Lei
;
Li, Huawei
;
Li, Xiaowei
收藏
  |  
浏览/下载:4/0
  |  
提交时间:2024/05/20
Fault tolerant systems
Fault tolerance
Artificial neural networks
Convolution
Reliability
Computational modeling
Neurons
Fault-tolerance
soft errors
vulnerability analysis
winograd convolution (WG-Conv)
Soft Error Reliability Analysis of Vision Transformers
期刊论文
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2023, 页码: 11
作者:
Xue, Xinghua
;
Liu, Cheng
;
Wang, Ying
;
Yang, Bing
;
Luo, Tao
;
Zhang, Lei
;
Li, Huawei
;
Li, Xiaowei
收藏
  |  
浏览/下载:10/0
  |  
提交时间:2023/12/04
ABFT
fault-tolerance
soft errors
vision transformers (ViTs)
vulnerability analysis
BitXpro: Regularity-Aware Hardware Runtime Pruning for Deep Neural Networks
期刊论文
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2023, 卷号: 31, 期号: 1, 页码: 90-103
作者:
Li, Hongyan
;
Lu, Hang
;
Wang, Haoxuan
;
Deng, Shengji
;
Li, Xiaowei
收藏
  |  
浏览/下载:15/0
  |  
提交时间:2023/07/12
Deep learning accelerator
deep neural network (DNN)
hardware runtime pruning
Taming Process Variations in CNFET for Efficient Last-Level Cache Design
期刊论文
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2022, 卷号: 30, 期号: 4, 页码: 418-431
作者:
Xu, Dawen
;
Feng, Zhuangyu
;
Liu, Cheng
;
Li, Li
;
Wang, Ying
;
Li, Huawei
;
Li, Xiaowei
收藏
  |  
浏览/下载:28/0
  |  
提交时间:2022/12/07
CNTFETs
Delays
Transistors
Layout
Very large scale integration
Radio frequency
Energy consumption
nanotube field-effect transistor (CNFET)
last-level cache (LLC)
process variation (PV)
variation-aware cache
An Adaptive Thermal-Aware ECC Scheme for Reliable STT-MRAM LLC Design
期刊论文
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2019, 卷号: 27, 期号: 8, 页码: 1851-1860
作者:
Wu, Bi
;
Zhang, Beibei
;
Cheng, Yuanqing
;
Wang, Ying
;
Liu, Dijun
;
Zhao, Weisheng
收藏
  |  
浏览/下载:80/0
  |  
提交时间:2019/12/10
Error correction code (ECC)
last level cache (LLC)
reliability
spin-transfer-torque magnetoresistive random-access memory (STT-MRAM)
temperature
Resilience-Aware Frequency Tuning for Neural-Network-Based Approximate Computing Chips
期刊论文
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2017, 卷号: 25, 期号: 10, 页码: 2736-2748
作者:
Wang, Ying
;
Deng, Jiachao
;
Fang, Yuntan
;
Li, Huawei
;
Li, Xiaowei
收藏
  |  
浏览/下载:55/0
  |  
提交时间:2019/12/12
Deep learning
error tolerance
neural network (NN)
timing variation
Going Cooler With Timing-Constrained TeSHoP: A Temperature Sensing-Based Hotspot-Driven Placement Technique for FPGAs
期刊论文
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2017, 卷号: 25, 期号: 9, 页码: 2525-2537
作者:
Lu, Weina
;
Hu, Yu
;
Ye, Jing
;
Li, Xiaowei
收藏
  |  
浏览/下载:41/0
  |  
提交时间:2019/12/12
Computer-aided design flow
field-programmable gate arrays (FPGAs)
hotspot optimization
performance
A New Binary-Halved Clustering Method and ERT Processor for ASSR System
期刊论文
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2016, 卷号: 24, 期号: 5, 页码: 1871-1884
作者:
Chou, Chih-Hung
;
Kuan, Ta-Wen
;
Barma, Shovan
;
Chen, Bo-Wei
;
Ji, Wen
;
Peng, Chih-Hsiang
;
Wang, Jhing-Fa
收藏
  |  
浏览/下载:41/0
  |  
提交时间:2019/12/13
Automatic speech-speaker recognition (ASSR)
binary-halved clustering (BHC)
configurable processing element (CPE)
extraction
recognition
and training (ERT)
multichannel router (MCR)
multifeedback shift register (MFSR)
PSI Conscious Write Scheduling: Architectural Support for Reliable Power Delivery in 3-D Die-Stacked PCM
期刊论文
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2016, 卷号: 24, 期号: 5, 页码: 1613-1625
作者:
Wang, Ying
;
Han, Yinhe
;
Li, Huawei
;
Zhang, Lei
;
Cheng, Yuanqing
;
Li, Xiaowei
收藏
  |  
浏览/下载:55/0
  |  
提交时间:2019/12/13
3-D integration
IR-drop
phase-change memory (PCM)
through-silicon-via (TSV)
write throughput