CSpace

浏览/检索结果: 共145条,第1-10条 帮助

已选(0)清除 条数/页:   排序方式:
ScaleGS: Closing the Gap between Real-time 3D Gaussian Splatting and Real-time XR Rendering 期刊论文
ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION, 2025, 卷号: 22, 期号: 4, 页码: 26
作者:  Chang, Kaiyan;  Gan, Yiming;  Zhu, Wenlong;  Wang, Kun;  Chen, Zhirong;  Cheng, Yuan;  Han, Yinhe;  Li, Huawei;  Wang, Ying
收藏  |  浏览/下载:2/0  |  提交时间:2026/05/25
VR/AR  accelerator  hardware  
A data-centric chip design agent framework for Verilog code generation 期刊论文
ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2025, 卷号: 30, 期号: 6, 页码: 27
作者:  Chang, Kaiyan;  Zhu, Wenlong;  Wang, Kun;  He, Xinyang;  Yang, Nan;  Chen, Zhirong;  Jin, Dantong;  Li, Cangyuan;  Zhou, Yunhao;  Yan, Hao;  Zhao, Zhuoliang;  Cheng, Yuan;  Wang, Mengdi;  Liang, Shengwen;  Han, Yinhe;  Li, Xiaowei;  Li, Huawei;  Wang, Ying
收藏  |  浏览/下载:2/0  |  提交时间:2026/05/25
Large language model  hardware generation  data augmentation  
AutoSilicon: Scaling Up RTL Design Generation Capability of Large Language Models 期刊论文
ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2025, 卷号: 30, 期号: 6, 页码: 21
作者:  Li, Cangyuan;  Chen, Chujie;  Pan, Yudong;  Xu, Wenjun;  Liu, Yiqi;  Chang, Kaiyan;  Wang, Yujie;  Wang, Mengdi;  Li, Huawei;  Han, Yinhe;  Wang, Ying
收藏  |  浏览/下载:2/0  |  提交时间:2026/05/25
Verilog code generation  LLM  agent  verilog  
OpenLS-DGF: An Adaptive Open-Source Dataset Generation Framework for Machine-Learning Tasks in Logic Synthesis 期刊论文
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2025, 卷号: 44, 期号: 10, 页码: 3830-3843
作者:  Ni, Liwei;  Wang, Rui;  Liu, Miao;  Meng, Xingyu;  Lin, Xiaoze;  Liu, Junfeng;  Luo, Guojie;  Chu, Zhufei;  Qian, Weikang;  Yang, Xiaoyan;  Xie, Biwei;  Li, Xingquan;  Li, Huawei
收藏  |  浏览/下载:29/0  |  提交时间:2025/12/03
Logic  Logic gates  Delays  Optimization  Machine learning  Hardware design languages  Boolean functions  Computer science  Benchmark testing  Wire  Adaptive  application  dataset  logic synthesis  machine learning (ML)  
Memory-Efficient and Adaptive Heterogeneous Framework for Gate-Level Fault Simulation 期刊论文
ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2025, 卷号: 30, 期号: 5, 页码: 27
作者:  Chao, Zhiteng;  Gu, Feng;  Huang, Junying;  Li, Wenjie;  Ye, Jing;  Li, Huawei;  Li, Xiaowei
收藏  |  浏览/下载:25/0  |  提交时间:2025/12/03
Heterogeneous  memory-efficient  adaptive  
Oxpecker: Leaking Secrets via Fetch Target Queue 期刊论文
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2025, 卷号: 44, 期号: 7, 页码: 2461-2474
作者:  Li, Shan;  Xu, Zheliang;  Shen, Haihua;  Li, Huawei
收藏  |  浏览/下载:24/0  |  提交时间:2025/12/03
Program processors  Prefetching  Security  Pipelines  Integrated circuits  Design automation  Prevention and mitigation  Manuals  Decoding  Optimization  Branch prediction unit (BPU)  fetch target queue (FTQ)  front-end  hardware security  instruction fetch unit  instruction prefetcher  
Functional Testing and Repair for ReRAM-Based Deep-Learning Accelerators 期刊论文
IEEE DESIGN & TEST, 2025, 卷号: 42, 期号: 3, 页码: 66-73
作者:  Li, Wen;  Wang, Ying;  Li, Huawei;  Li, Xiaowei;  Zou, Kaiwei
收藏  |  浏览/下载:55/0  |  提交时间:2025/06/25
Accuracy  Fault tolerant systems  Fault tolerance  Deep learning  Image edge detection  Fault detection  Computational modeling  Training  Reliability  Hafnium  Deep Neural Network  ReRAM  Functional Test  Computing-in-Memory  
APoX-M: Accelerate deep point cloud analysis via adaptive graph construction 期刊论文
INTEGRATION-THE VLSI JOURNAL, 2025, 卷号: 101, 页码: 10
作者:  Dai, Lei;  Liang, Shengwen;  Wang, Ying;  Li, Huawei;  Li, Xiaowei
收藏  |  浏览/下载:32/0  |  提交时间:2025/06/25
K nearest neighbor  Approximate nearest neighbor  Point cloud  Graph construction  
SPMGAE: Self-purified masked graph autoencoders release robust expression power 期刊论文
NEUROCOMPUTING, 2025, 卷号: 611, 页码: 14
作者:  Song, Shuhan;  Li, Ping;  Dun, Ming;  Zhang, Yuan;  Cao, Huawei;  Ye, Xiaochun
收藏  |  浏览/下载:94/0  |  提交时间:2024/12/06
Graph neural networks  Masked graph autoencoders  Robustness  Graph adversarial attacks  
A fast test compaction method using dedicated Pure MaxSAT solver embedded in DFT flow 期刊论文
INTEGRATION-THE VLSI JOURNAL, 2025, 卷号: 100, 页码: 11
作者:  Chao, Zhiteng;  Zhang, Xindi;  Huang, Junying;  Liu, Zizhen;  Zhao, Yixuan;  Ye, Jing;  Cai, Shaowei;  Li, Huawei;  Li, Xiaowei
收藏  |  浏览/下载:69/0  |  提交时间:2024/12/06
Static test compaction  Pure MaxSAT  DFT  ATPG