中文版 | English

在结果中检索

CSpace

浏览/检索结果: 共25条，第1-10条 帮助

已选(0)清除 条数/页：   排序方式：
SiHGNN: Leveraging Properties of Semantic Graphs for Efficient HGNN Acceleration 期刊论文
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2025, 卷号: 44, 期号: 9, 页码: 3490-3503
作者:  Xue, Runzhen;  Yan, Mingyu;  Han, Dengke;  Xiao, Ziheng;  Tang, Zhimin;  Ye, Xiaochun;  Fan, Dongrui
收藏  |  浏览/下载：4/0  |  提交时间：2025/12/03
Semantics  Layout  Graph neural networks  Optimization  Vectors  Graphics processing units  Feature extraction  Design automation  Training  Hardware acceleration  Graph neural network (GNN)  hardware accelerator  heterogeneous graph neural network (HGNN)  semantic graph  
Low-Latency PIM Accelerator for Edge LLM Inference 期刊论文
IEEE COMPUTER ARCHITECTURE LETTERS, 2025, 卷号: 24, 期号: 2, 页码: 321-324
作者:  Wang, Xinyu;  Sun, Xiaotian;  Li, Wanqian;  Min, Feng;  Zhang, Xiaoyu;  Zhang, Xinjiang;  Han, Yinhe;  Chen, Xiaoming
收藏  |  浏览/下载：4/0  |  提交时间：2025/12/03
Random access memory  Low latency communication  Engines  Bandwidth  Vectors  Registers  Quantization (signal)  Energy efficiency  Hardware  Computational modeling  Large language model inference  processing-in-memory  edge accelerator  
PIMCOMP: An End-to-End DNN Compiler for Processing-In-Memory Accelerators 期刊论文
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2025, 卷号: 44, 期号: 5, 页码: 1745-1759
作者:  Sun, Xiaotian;  Wang, Xinyu;  Li, Wanqian;  Han, Yinhe;  Chen, Xiaoming
收藏  |  浏览/下载：38/0  |  提交时间：2025/06/25
Hardware  Optimization  Artificial neural networks  Pipelines  Parallel processing  Biological system modeling  Resource management  Adaptation models  Scheduling  Memory management  Deep neural network (DNN)  end-to-end compiler  processing-in-memory (PIM) accelerator  system-level optimization  
Trident: The Acceleration Architecture for High-Performance Private Set Intersection 期刊论文
IEEE TRANSACTIONS ON COMPUTERS, 2025, 卷号: 74, 期号: 4, 页码: 1152-1167
作者:  Zhang, Jinkai;  Yang, Yinghao;  Zhou, Zhe;  Hu, Zhicheng;  Zhao, Xin;  Chang, Liang;  Lu, Hang;  Li, Xiaowei
收藏  |  浏览/下载：38/0  |  提交时间：2025/06/25
Protocols  Receivers  Cryptography  Hardware  Central Processing Unit  Random access memory  Data privacy  Polynomials  Field programmable gate arrays  Computer architecture  Private set intersection (PSI)  fully homomorphic encryption (FHE)  FPGA accelerator  privacy computing  
A Data-Centric Software-Hardware Co-Designed Architecture for Large-Scale Graph Processing 期刊论文
IEEE TRANSACTIONS ON COMPUTERS, 2025, 卷号: 74, 期号: 4, 页码: 1109-1122
作者:  Li, Zerun;  Chen, Xiaoming;  Yang, Yuxin;  Min, Feng;  Zhang, Xiaoyu;  Han, Yinhe
收藏  |  浏览/下载：38/0  |  提交时间：2025/06/25
Bandwidth  Memory management  Computational modeling  System-on-chip  Software  Hardware  Computer architecture  Three-dimensional displays  Performance evaluation  Data communication  Large-scale graph processing  near memory computing  memory system  accelerator  
DPU-Direct: Unleashing Remote Accelerators via Enhanced RDMA for Disaggregated Datacenters 期刊论文
IEEE TRANSACTIONS ON COMPUTERS, 2024, 卷号: 73, 期号: 8, 页码: 2081-2095
作者:  Liao, Yunkun;  Wu, Jingya;  Lu, Wenyan;  Li, Xiaowei;  Yan, Guihai
收藏  |  浏览/下载：44/0  |  提交时间：2024/12/06
Central Processing Unit  Engines  Jitter  Computers  Pipelines  Programming  Encryption  Disaggregated datacenter  SmartNIC  RDMA  hardware accelerator  
HiHGNN: Accelerating HGNNs Through Parallelism and Data Reusability Exploitation 期刊论文
IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2024, 卷号: 35, 期号: 7, 页码: 1122-1138
作者:  Xue, Runzhen;  Han, Dengke;  Yan, Mingyu;  Zou, Mo;  Yang, Xiaocheng;  Wang, Duo;  Li, Wenming;  Tang, Zhimin;  Kim, John;  Ye, Xiaochun;  Fan, Dongrui
收藏  |  浏览/下载：52/0  |  提交时间：2024/12/06
Semantics  Parallel processing  Graph neural networks  Vectors  Graphics processing units  Fuses  Hardware  GNN  GNN accelerator  graph neural network  HGNN  HGNN accelerator  heterogeneous graph neural network  
General Purpose Deep Learning Accelerator Based on Bit Interleaving 期刊论文
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2024, 卷号: 43, 期号: 5, 页码: 1470-1483
作者:  Chang, Liang;  Lu, Hang;  Li, Chenglong;  Zhao, Xin;  Hu, Zhicheng;  Zhou, Jun;  Li, Xiaowei
收藏  |  浏览/下载：44/0  |  提交时间：2024/12/06
Synchronization  Parallel processing  Computational modeling  Training  Pragmatics  Power demand  Hardware acceleration  Accelerator  bit-level sparsity  deep neural network (DNN)  
JANM-IK: Jacobian Argumented Nelder-Mead Algorithm for Inverse Kinematics and its Hardware Acceleration 期刊论文
IEEE COMPUTER ARCHITECTURE LETTERS, 2024, 卷号: 23, 期号: 1, 页码: 45-48
作者:  Yang, Yuxin;  Chen, Xiaoming;  Han, Yinhe
收藏  |  浏览/下载：44/0  |  提交时间：2024/05/20
Robotics  inverse kinematics  Jacobian  nelder-mead  software-hardware co-design  accelerator  
Real-Time Robust Video Object Detection System Against Physical-World Adversarial Attacks 期刊论文
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2024, 卷号: 43, 期号: 1, 页码: 366-379
作者:  Han, Husheng;  Hu, Xing;  Hao, Yifan;  Xu, Kaidi;  Dang, Pucheng;  Wang, Ying;  Zhao, Yongwei;  Du, Zidong;  Guo, Qi;  Wang, Yanzhi;  Zhang, Xishan;  Chen, Tianshi
收藏  |  浏览/下载：51/0  |  提交时间：2024/05/20
Object detection  Streaming media  Optical flow  Feature extraction  Real-time systems  Task analysis  Detectors  Adversarial patch attack  deep learning security  domain-specific accelerator  hardware/software co-design  real time