CSpace

浏览/检索结果: 共6条,第1-6条 帮助

限定条件    
已选(0)清除 条数/页:   排序方式:
Functional Verification for Agile Processor Development: A Case for Workflow Integration 期刊论文
JOURNAL OF COMPUTER SCIENCE AND TECHNOLOGY, 2023, 卷号: 38, 期号: 4, 页码: 737-753
作者:  Xu, Yi-Nan;  Yu, Zi-Hao;  Wang, Kai-Fan;  Wang, Hua-Qiang;  Lin, Jia-Wei;  Jin, Yue;  Zhang, Lin-Juan;  Zhang, Zi-Fei;  Tang, Dan;  Wang, Sa;  Shi, Kan;  Sun, Ning-Hui;  Bao, Yun-Gang
收藏  |  浏览/下载:2/0  |  提交时间:2024/05/20
functional verification  agile development  open-source hardware  workflow integration  
Accelerating Data Transfer in Dataflow Architectures Through a Look-Ahead Acknowledgment Mechanism 期刊论文
JOURNAL OF COMPUTER SCIENCE AND TECHNOLOGY, 2022, 卷号: 37, 期号: 4, 页码: 942-959
作者:  Feng, Yu-Jing;  Li, De-Jian;  Tan, Xu;  Ye, Xiao-Chun;  Fan, Dong-Rui;  Li, Wen-Ming;  Wang, Da;  Zhang, Hao;  Tang, Zhi-Min
收藏  |  浏览/下载:26/0  |  提交时间:2022/12/07
dataflow model  control-ow model  high-performance computing application  data transfer  power efficiency  
A Non-Stop Double Buffering Mechanism for Dataflow Architecture 期刊论文
JOURNAL OF COMPUTER SCIENCE AND TECHNOLOGY, 2018, 卷号: 33, 期号: 1, 页码: 145-157
作者:  Tan, Xu;  Shen, Xiao-Wei;  Ye, Xiao-Chun;  Wang, Da;  Fan, Dong-Rui;  Zhang, Lunkai;  Li, Wen-Ming;  Zhang, Zhi-Min;  Tang, Zhi-Min
收藏  |  浏览/下载:67/0  |  提交时间:2019/12/10
non-stop  double buffering  dataflow architecture  high-performance computing  
A Pipelining Loop Optimization Method for Dataflow Architecture 期刊论文
JOURNAL OF COMPUTER SCIENCE AND TECHNOLOGY, 2018, 卷号: 33, 期号: 1, 页码: 116-130
作者:  Tan, Xu;  Ye, Xiao-Chun;  Shen, Xiao-Wei;  Xu, Yuan-Chao;  Wang, Da;  Zhang, Lunkai;  Li, Wen-Ming;  Fan, Dong-Rui;  Tang, Zhi-Min
收藏  |  浏览/下载:75/0  |  提交时间:2019/12/10
dataflow model  control-flow model  loop optimization  exascale computing  scientific application  
An Efficient Network-on-Chip Router for Dataflow Architecture 期刊论文
JOURNAL OF COMPUTER SCIENCE AND TECHNOLOGY, 2017, 卷号: 32, 期号: 1, 页码: 11-25
作者:  Shen, Xiao-Wei;  Ye, Xiao-Chun;  Tan, Xu;  Wang, Da;  Zhang, Lunkai;  Li, Wen-Ming;  Zhang, Zhi-Min;  Fan, Dong-Rui;  Sun, Ning-Hui
收藏  |  浏览/下载:56/0  |  提交时间:2019/12/12
multi-destination  router  network-on-chip  dataflow architecture  high-performance computing  
Physical Implementation of the 1GHz Godson-3 Quad-Core Microprocessor 期刊论文
JOURNAL OF COMPUTER SCIENCE AND TECHNOLOGY, 2010, 卷号: 25, 期号: 2, 页码: 192-199
作者:  Fan, Bao-Xia;  Yang, Liang;  Wang, Jiang-Mei;  Wang, Ru;  Xiao, Bin;  Xu, Ying;  Liu, Dong;  Zhao, Ji-Ye
收藏  |  浏览/下载:54/0  |  提交时间:2019/12/16
physical implementation  design methodology  on-chip variation (OCV)  low power  clock tree