×
验证码:
换一张
忘记密码?
记住我
×
登录
中文版
|
English
中国科学院计算技术研究所机构知识库
Institute of Computing Technology, Chinese Academy IR
登录
注册
ALL
ORCID
题名
作者
学科领域
关键词
文献类型
出处
收录类别
出版者
发表日期
存缴日期
资助项目
学科门类
学习讨论厅
图片搜索
粘贴图片网址
首页
研究单元&专题
作者
文献类型
学科分类
知识图谱
新闻&公告
在结果中检索
研究单元&专题
中国科学院计算技术... [16]
作者
Li, Huawe... [16]
Li, Xiaow... [13]
Wang, Ying [9]
Cheng, Lon... [3]
Han, Yinhe [2]
He, Yintao [2]
更多...
文献类型
期刊论文 [16]
发表日期
2023 [1]
2022 [3]
2021 [1]
2020 [4]
2019 [2]
2018 [2]
更多...
语种
英语 [16]
出处
IEEE TRAN... [16]
资助项目
National N... [9]
National N... [5]
National N... [5]
National N... [5]
National N... [5]
National N... [4]
更多...
收录类别
SCI [16]
资助机构
×
知识图谱
CSpace
开始提交
已提交作品
待认领作品
已认领作品
未提交全文
收藏管理
QQ客服
官方微博
反馈留言
浏览/检索结果:
共16条,第1-10条
帮助
限定条件
收录类别:SCI
出处:IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS
作者:Li, Huawei
第一作者
专题:中国科学院计算技术研究所期刊论文
第一作者的第一单位
第一作者单位
通讯作者单位
已选(
0
)
清除
条数/页:
5
10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100
排序方式:
请选择
期刊影响因子升序
期刊影响因子降序
发表日期升序
发表日期降序
提交时间升序
提交时间降序
作者升序
作者降序
WOS被引频次升序
WOS被引频次降序
题名升序
题名降序
Scalable and Conflict-Free NTT Hardware Accelerator Design: Methodology, Proof, and Implementation
期刊论文
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2023, 卷号: 42, 期号: 5, 页码: 1504-1517
作者:
Mu, Jianan
;
Ren, Yi
;
Wang, Wen
;
Hu, Yizhong
;
Chen, Shuai
;
Chang, Chip-Hong
;
Fan, Junfeng
;
Ye, Jing
;
Cao, Yuan
;
Li, Huawei
;
Li, Xiaowei
收藏
  |  
浏览/下载:9/0
  |  
提交时间:2023/12/04
Memory access pattern
number theoretic transform (NTT)
post-quantum cryptography (PQC)
scalable hardware design
An Efficient Deep Learning Accelerator Architecture for Compressed Video Analysis
期刊论文
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2022, 卷号: 41, 期号: 9, 页码: 2808-2820
作者:
Wang, Yongchen
;
Wang, Ying
;
Li, Huawei
;
Li, Xiaowei
收藏
  |  
浏览/下载:31/0
  |  
提交时间:2022/12/07
Streaming media
Neural networks
Image coding
Decoding
Metadata
Deep learning
Hardware
Neural network acceleration
specialized accelerator
video analysis
Saving Energy of RRAM-Based Neural Accelerator Through State-Aware Computing
期刊论文
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2022, 卷号: 41, 期号: 7, 页码: 2115-2127
作者:
He, Yintao
;
Wang, Ying
;
Li, Huawei
;
Li, Xiaowei
收藏
  |  
浏览/下载:28/0
  |  
提交时间:2022/12/07
Computer architecture
Microprocessors
Resistance
Power demand
Training
Biological neural networks
Optimization
Low power (LP)
neural networks
processing-in-memory
resistive random-access memory (RRAM)
A Fast Precision Tuning Solution for Always-On DNN Accelerators
期刊论文
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2022, 卷号: 41, 期号: 5, 页码: 1236-1248
作者:
Wang, Ying
;
He, Yintao
;
Cheng, Long
;
Li, Huawei
;
Li, Xiaowei
收藏
  |  
浏览/下载:26/0
  |  
提交时间:2022/12/07
Computer architecture
Neural networks
Computational modeling
Approximate computing
Tuning
Switches
Microprocessors
Always-on
CNN
computing-in-memory (CiM)
resistive RAM
An Edge 3D CNN Accelerator for Low-Power Activity Recognition
期刊论文
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2021, 卷号: 40, 期号: 5, 页码: 918-930
作者:
Wang, Ying
;
Wang, Yongchen
;
Shi, Cong
;
Cheng, Long
;
Li, Huawei
;
Li, Xiaowei
收藏
  |  
浏览/下载:38/0
  |  
提交时间:2021/12/01
Three-dimensional displays
Two dimensional displays
Arrays
Feature extraction
System-on-chip
Redundancy
3D CNN
activity analysis
CNN accelerator
network-on-chip
video
A Guaranteed Secure Scan Design Based on Test Data Obfuscation by Cryptographic Hash
期刊论文
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2020, 卷号: 39, 期号: 12, 页码: 4524-4536
作者:
Cui, Aijiao
;
Li, Mengyang
;
Qu, Gang
;
Li, Huawei
收藏
  |  
浏览/下载:29/0
  |  
提交时间:2021/12/01
Ciphers
Encryption
Integrated circuits
Side-channel attacks
Testing
Cryptographic hash function
obfuscation logic
scan design
scan-based side-channel attack
Architecting Effectual Computation for Machine Learning Accelerators
期刊论文
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2020, 卷号: 39, 期号: 10, 页码: 2654-2667
作者:
Lu, Hang
;
Zhang, Mingzhe
;
Han, Yinhe
;
Wang, Qi
;
Li, Huawei
;
Li, Xiaowei
收藏
  |  
浏览/下载:89/0
  |  
提交时间:2020/12/10
Computational modeling
Throughput
Adders
Machine learning
Acceleration
Kernel
Computational efficiency
Accelerator architectures
neural network hardware
multiplying circuits
Software-Based Self-Testing Using Bounded Model Checking for Out-of-Order Superscalar Processors
期刊论文
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2020, 卷号: 39, 期号: 3, 页码: 714-727
作者:
Zhang, Ying
;
Chakrabarty, Krishnendu
;
Peng, Zebo
;
Rezine, Ahmed
;
Li, Huawei
;
Eles, Petru
;
Jiang, Jianhui
收藏
  |  
浏览/下载:51/0
  |  
提交时间:2020/12/10
Circuit faults
Built-in self-test
Out of order
Model checking
Integrated circuit modeling
Bounded model checking (BMC)
online testing
out-of-order superscalar processors
software-based self-testing (SBST)
GPGPU-Based ATPG System: Myth or Reality?
期刊论文
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2020, 卷号: 39, 期号: 1, 页码: 239-247
作者:
Lai, Liyang
;
Tsai, Hans
;
Li, Huawei
收藏
  |  
浏览/下载:49/0
  |  
提交时间:2020/12/10
ATPG
fault simulation
general-purpose computing on graphics processing units (GPGPUs)
A QoS-QoR Aware CNN Accelerator Design Approach
期刊论文
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2019, 卷号: 38, 期号: 11, 页码: 1995-2007
作者:
Wang, Ying
;
Li, Huawei
;
Cheng, Long
;
Li, Xiaowei
收藏
  |  
浏览/下载:48/0
  |  
提交时间:2020/12/10
Approximate computing
convolutional neural network (CNN)
deep learning (DL)
quality of service (QoS)
real-time