CSpace

浏览/检索结果: 共5条,第1-5条 帮助

限定条件    
已选(0)清除 条数/页:   排序方式:
Accelerating Data Transfer in Dataflow Architectures Through a Look-Ahead Acknowledgment Mechanism 期刊论文
JOURNAL OF COMPUTER SCIENCE AND TECHNOLOGY, 2022, 卷号: 37, 期号: 4, 页码: 942-959
作者:  Feng, Yu-Jing;  Li, De-Jian;  Tan, Xu;  Ye, Xiao-Chun;  Fan, Dong-Rui;  Li, Wen-Ming;  Wang, Da;  Zhang, Hao;  Tang, Zhi-Min
收藏  |  浏览/下载:25/0  |  提交时间:2022/12/07
dataflow model  control-ow model  high-performance computing application  data transfer  power efficiency  
An efficient dataflow accelerator for scientific applications 期刊论文
FUTURE GENERATION COMPUTER SYSTEMS-THE INTERNATIONAL JOURNAL OF ESCIENCE, 2020, 卷号: 112, 页码: 580-588
作者:  Ye, Xiaochun;  Tan, Xu;  Wu, Meng;  Feng, Yujing;  Wang, Da;  Zhang, Hao;  Pei, Songwen;  Fan, Dongrui
收藏  |  浏览/下载:219/0  |  提交时间:2020/12/10
Dataflow architecture  Scientific computing  Instruction level parallelism  
A Non-Stop Double Buffering Mechanism for Dataflow Architecture 期刊论文
JOURNAL OF COMPUTER SCIENCE AND TECHNOLOGY, 2018, 卷号: 33, 期号: 1, 页码: 145-157
作者:  Tan, Xu;  Shen, Xiao-Wei;  Ye, Xiao-Chun;  Wang, Da;  Fan, Dong-Rui;  Zhang, Lunkai;  Li, Wen-Ming;  Zhang, Zhi-Min;  Tang, Zhi-Min
收藏  |  浏览/下载:66/0  |  提交时间:2019/12/10
non-stop  double buffering  dataflow architecture  high-performance computing  
A Pipelining Loop Optimization Method for Dataflow Architecture 期刊论文
JOURNAL OF COMPUTER SCIENCE AND TECHNOLOGY, 2018, 卷号: 33, 期号: 1, 页码: 116-130
作者:  Tan, Xu;  Ye, Xiao-Chun;  Shen, Xiao-Wei;  Xu, Yuan-Chao;  Wang, Da;  Zhang, Lunkai;  Li, Wen-Ming;  Fan, Dong-Rui;  Tang, Zhi-Min
收藏  |  浏览/下载:74/0  |  提交时间:2019/12/10
dataflow model  control-flow model  loop optimization  exascale computing  scientific application  
An Efficient Network-on-Chip Router for Dataflow Architecture 期刊论文
JOURNAL OF COMPUTER SCIENCE AND TECHNOLOGY, 2017, 卷号: 32, 期号: 1, 页码: 11-25
作者:  Shen, Xiao-Wei;  Ye, Xiao-Chun;  Tan, Xu;  Wang, Da;  Zhang, Lunkai;  Li, Wen-Ming;  Zhang, Zhi-Min;  Fan, Dong-Rui;  Sun, Ning-Hui
收藏  |  浏览/下载:56/0  |  提交时间:2019/12/12
multi-destination  router  network-on-chip  dataflow architecture  high-performance computing