中文版 | English

在结果中检索

CSpace

浏览/检索结果: 共308条，第1-10条 帮助

已选(0)清除 条数/页：   排序方式：
A High-Output-Swing 64-Gb/s PAM-4 Transmitter with a 4-Tap Hybrid FFE in 28-nm CMOS 期刊论文
IEICE ELECTRONICS EXPRESS, 2024, 页码: 6
作者:  Xu, Hua;  Zheng, Xuqiang;  Wang, Zedong;  Cai, Chen;  Zhen, Wenxiang;  Yuan, Guojun;  Hao, Qinfen;  Guo, Xuan;  Jin, Zhi
收藏  |  浏览/下载：3/0  |  提交时间：2024/05/20
Baud-spaced de-emphasis BS-DE  feed-forward equalizer FFe  four level pulse amplitude modulation PAM-4  fractionally spaced pre emphassi FS-Pe  high speed transmitter  high swing  
A New Reconfigurable True Random Number Generator and Physical Unclonable Function Unified Chip With On-Chip Auto-Calibration 期刊论文
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2023, 页码: 14
作者:  Cao, Yuan;  Liu, Wanyi;  Zheng, Yue;  Chen, Shuai;  Ye, Jing;  Qian, Lei;  Chang, Chip-Hong
收藏  |  浏览/下载：8/0  |  提交时间：2023/12/04
Entropy  Authentication  System-on-chip  Protocols  Jitter  Computer architecture  Rail to rail outputs  True random number generator  physical unclonable function  current-starved ring oscillator  
Design of a Compact Superconducting RSFQ Register File 期刊论文
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2023, 页码: 8
作者:  Zhang, Kuozhong;  Zhang, Zhimin;  Tang, Guangming;  Ye, Xiaochun
收藏  |  浏览/下载：7/0  |  提交时间：2023/12/04
Registers  Clocks  Josephson junctions  Power transmission lines  Logic gates  Decoding  Program processors  RSFQ  register file  superconducting digital circuit  
A Coordinated Model Pruning and Mapping Framework for RRAM-Based DNN Accelerators 期刊论文
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2023, 卷号: 42, 期号: 7, 页码: 2364-2376
作者:  Qu, Songyun;  Li, Bing;  Zhao, Shixin;  Zhang, Lei;  Wang, Ying
收藏  |  浏览/下载：7/0  |  提交时间：2023/12/04
AutoML  bit-pruning  deep neural networks (DNNs)  resistive random access memory (RRAM)  
An Energy-Efficient Computing-in-Memory (CiM) Scheme Using Field-Free Spin-Orbit Torque (SOT) Magnetic RAMs 期刊论文
IEEE TRANSACTIONS ON EMERGING TOPICS IN COMPUTING, 2023, 卷号: 11, 期号: 2, 页码: 331-342
作者:  Wu, Bi;  Zhu, Haonan;  Reis, Dayane;  Wang, Zhaohao;  Wang, Ying;  Chen, Ke;  Liu, Weiqiang;  Lombardi, Fabrizio;  Hu, Xiaobo Sharon
收藏  |  浏览/下载：7/0  |  提交时间：2023/12/04
Random access memory  Magnetic tunneling  Switches  Torque  Microprocessors  Adders  Simulation  Computing-in-memory  full adder  magnetic random access memory  spin orbit torque (SOT)  XNOR/XOR  
A 100-Gb/s PAM-4 DSP in 28-nm CMOS for Serdes Receiver 期刊论文
ELECTRONICS, 2023, 卷号: 12, 期号: 2, 页码: 14
作者:  Li, Weijie;  Liu, Min;  Zheng, Xuqiang;  Xiao, Guangxing;  Yuan, Guojun;  Hao, Qinfen;  Jin, Zhi
收藏  |  浏览/下载：14/0  |  提交时间：2023/07/12
digital signal process (DSP)  wireline transceiver  feed forward equalizer (FFE)  decision feedback equalizer (DFE)  parallel  multiplexer (MUX)  adaptive  least mean square (LMS)  sigma-delta  
CMOS-GAN: Semi-Supervised Generative Adversarial Model for Cross-Modality Face Image Synthesis 期刊论文
IEEE TRANSACTIONS ON IMAGE PROCESSING, 2023, 卷号: 32, 页码: 144-158
作者:  Yu, Shikang;  Han, Hu;  Shan, Shiguang;  Chen, Xilin
收藏  |  浏览/下载：13/0  |  提交时间：2023/07/12
Cross-modality synthesis  semi-supervised synthesis  cross-modality face recognition  generative adversarial networks  
JBNN: A Hardware Design for Binarized Neural Networks Using Single-Flux-Quantum Circuits 期刊论文
IEEE TRANSACTIONS ON COMPUTERS, 2022, 卷号: 71, 期号: 12, 页码: 3203-3214
作者:  Fu, Rongliang;  Huang, Junying;  Wu, Haibin;  Ye, Xiaochun;  Fan, Dongrui;  Ho, Tsung-Yi
收藏  |  浏览/下载：15/0  |  提交时间：2023/07/12
Superconducting  single-flux-quantum  accelerator  binarized neural network  
Taming Process Variations in CNFET for Efficient Last-Level Cache Design 期刊论文
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2022, 卷号: 30, 期号: 4, 页码: 418-431
作者:  Xu, Dawen;  Feng, Zhuangyu;  Liu, Cheng;  Li, Li;  Wang, Ying;  Li, Huawei;  Li, Xiaowei
收藏  |  浏览/下载：26/0  |  提交时间：2022/12/07
CNTFETs  Delays  Transistors  Layout  Very large scale integration  Radio frequency  Energy consumption  nanotube field-effect transistor (CNFET)  last-level cache (LLC)  process variation (PV)  variation-aware cache  
An Automatic Placement Algorithm for Superconducting Rapid Single-Flux-Quantum Logic Circuits 期刊论文
IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2021, 卷号: 31, 期号: 5, 页码: 5
作者:  Fu, Rong-Liang;  Tang, Guang-Ming;  Huang, Junying;  Zhang, Zhi-Min
收藏  |  浏览/下载：23/0  |  提交时间：2022/06/21
Superconducting circuits  RSFQ  design automation  placement