中文版 | English

在结果中检索

CSpace

浏览/检索结果: 共15条，第1-10条 帮助

限定条件    
已选(0)清除 条数/页：   排序方式：
Field-Free 3T2SOT MRAM for Non-Volatile Cache Memories 期刊论文
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2020, 卷号: 67, 期号: 12, 页码: 4660-4669
作者:  Wu, Bi;  Wang, Chao;  Wang, Zhaohao;  Wang, Ying;  Zhang, Deming;  Liu, Dijun;  Zhang, Youguang;  Hu, Xiaobo Sharon
收藏  |  浏览/下载：37/0  |  提交时间：2021/12/01
Random access memory  Magnetic tunneling  Switches  Reliability  Tunneling magnetoresistance  Metals  Transistors  SOT-MRAM  low power  high speed  high reliability  
Long Live TIME: Improving Lifetime and Security for NVM-Based Training-in-Memory Systems 期刊论文
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2020, 卷号: 39, 期号: 12, 页码: 4707-4720
作者:  Cai, Yi;  Lin, Yujun;  Xia, Lixue;  Chen, Xiaoming;  Han, Song;  Wang, Yu;  Yang, Huazhong
收藏  |  浏览/下载：37/0  |  提交时间：2021/12/01
Gradient sparsification  lifetime  neural networks  training-in-memory  wear-leveling  
Swallow: A Versatile Accelerator for Sparse Neural Networks 期刊论文
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2020, 卷号: 39, 期号: 12, 页码: 4881-4893
作者:  Liu, Bosheng;  Chen, Xiaoming;  Han, Yinhe;  Xu, Haobo
收藏  |  浏览/下载：28/0  |  提交时间：2021/12/01
Accelerator  convolutional (Conv) layers  fully connected (FC) layers  sparse neural networks (SNNs)  
FCDM: A Methodology Based on Sensor Pattern Noise Fingerprinting for Fast Confidence Detection to Adversarial Attacks 期刊论文
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2020, 卷号: 39, 期号: 12, 页码: 4791-4804
作者:  Lan, Yazhu;  Nixon, Kent W.;  Guo, Qingli;  Zhang, Guohe;  Xu, Yuanchao;  Li, Hai;  Chen, Yiran
收藏  |  浏览/下载：41/0  |  提交时间：2021/12/01
Perturbation methods  Computational modeling  Data integrity  Detectors  Optimization  Field programmable gate arrays  Hardware  Adversarial attacks  confidence detection  deep neural networks (DNNs)  FPGA-based hardware architecture  sensor pattern noise (SPN)  
A Guaranteed Secure Scan Design Based on Test Data Obfuscation by Cryptographic Hash 期刊论文
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2020, 卷号: 39, 期号: 12, 页码: 4524-4536
作者:  Cui, Aijiao;  Li, Mengyang;  Qu, Gang;  Li, Huawei
收藏  |  浏览/下载：29/0  |  提交时间：2021/12/01
Ciphers  Encryption  Integrated circuits  Side-channel attacks  Testing  Cryptographic hash function  obfuscation logic  scan design  scan-based side-channel attack  
Fusion-Catalyzed Pruning for Optimizing Deep Learning on Intelligent Edge Devices 期刊论文
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2020, 卷号: 39, 期号: 11, 页码: 3614-3626
作者:  Li, Guangli;  Ma, Xiu;  Wang, Xueying;  Liu, Lei;  Xue, Jingling;  Feng, Xiaobing
收藏  |  浏览/下载：47/0  |  提交时间：2021/12/01
Deep learning system  edge intelligence  model compression and acceleration  neural networks  
Structured Decomposition for Reversible Boolean Functions 期刊论文
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2020, 卷号: 39, 期号: 10, 页码: 2410-2421
作者:  Jiang, Jiaqing;  Sun, Xiaoming;  Sun, Yuan;  Wu, Kewen;  Xia, Zhiyu
收藏  |  浏览/下载：41/0  |  提交时间：2020/12/10
Integrated circuits  logic gates  quantum computation  reversible computation  reversible logic  synthesis method  
Distributed Self-Clock: A Suitable Architecture for SFQ Circuits 期刊论文
IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2020, 卷号: 30, 期号: 7, 页码: 7
作者:  Yang, Jia-Hong;  Tang, Guang-Ming;  Zheng, Xiang-Yu;  Ye, Xiao-Chun;  Fan, Dong-Rui;  Zhang, Zhi-Min;  Sun, Ning-Hui
收藏  |  浏览/下载：393/0  |  提交时间：2020/12/10
Integrated circuit  microprocessors  single flux quantum (SFQ)  timing scheme  
Architecting Effectual Computation for Machine Learning Accelerators 期刊论文
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2020, 卷号: 39, 期号: 10, 页码: 2654-2667
作者:  Lu, Hang;  Zhang, Mingzhe;  Han, Yinhe;  Wang, Qi;  Li, Huawei;  Li, Xiaowei
收藏  |  浏览/下载：88/0  |  提交时间：2020/12/10
Computational modeling  Throughput  Adders  Machine learning  Acceleration  Kernel  Computational efficiency  Accelerator architectures  neural network hardware  multiplying circuits  
ParaML: A Polyvalent Multicore Accelerator for Machine Learning 期刊论文
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2020, 卷号: 39, 期号: 9, 页码: 1764-1777
作者:  Zhou, Shengyuan;  Guo, Qi;  Du, Zidong;  Liu, Daofu;  Chen, Tianshi;  Li, Ling;  Liu, Shaoli;  Zhou, Jinhong;  Temam, Olivier;  Feng, Xiaobing;  Zhou, Xuehai;  Chen, Yunji
收藏  |  浏览/下载：50/0  |  提交时间：2020/12/10
Neural networks  Machine learning  Testing  Support vector machines  Linear regression  Computers  Computer architecture  Accelerator  machine learning (ML) techniques  multicore accelerator