中文版 | English

在结果中检索

CSpace

浏览/检索结果: 共11条，第1-10条 帮助

限定条件                
已选(0)清除 条数/页：   排序方式：
CAP: Communication-Aware Automated Parallelization for Deep Learning Inference on CMP Architectures 期刊论文
IEEE TRANSACTIONS ON COMPUTERS, 2022, 卷号: 71, 期号: 7, 页码: 1626-1639
作者:  Zou, Kaiwei;  Wang, Ying;  Cheng, Long;  Qu, Songyun;  Li, Huawei;  Li, Xiaowei
收藏  |  浏览/下载：29/0  |  提交时间：2022/12/07
Kernel  Computer architecture  Multicore processing  Deep learning  System-on-chip  Parallel processing  Real-time systems  Neural networks  parallel processing  real-time and embedded systems  single-chip multiprocessors  reinforcement learning  structured sparsity  
A Novel High Performance and Energy Efficient NUCA Architecture for STT-MRAM LLCs With Thermal Consideration 期刊论文
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2020, 卷号: 39, 期号: 4, 页码: 803-815
作者:  Wu, Bi;  Dai, Pengcheng;  Cheng, Yuanqing;  Wang, Ying;  Yang, Jianlei;  Wang, Zhaohao;  Liu, Dijun;  Zhao, Weisheng
收藏  |  浏览/下载：52/0  |  提交时间：2020/12/10
System-on-chip  Computer architecture  Magnetic tunneling  Transistors  Switches  Thermal sensors  Organizations  Cache  data migration  low power  spin transfer torque magnetic memory (STT-MRAM)  thermal gradient  
A Low Overhead In-Network Data Compressor for the Memory Hierarchy of Chip Multiprocessors 期刊论文
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2018, 卷号: 37, 期号: 6, 页码: 1265-1277
作者:  Wang, Ying;  Li, Huawei;  Han, Yinhe;  Li, Xiaowei
收藏  |  浏览/下载：67/0  |  提交时间：2019/12/10
Cache  chip multiprocessor (CMP)  compression  memory hierarchy  network-on-chip (NoC)  
Multiple-combinational-channel: A network architecture for workload balance and deadlock free 期刊论文
FUTURE GENERATION COMPUTER SYSTEMS-THE INTERNATIONAL JOURNAL OF ESCIENCE, 2016, 卷号: 56, 页码: 238-246
作者:  Chen, Liwei;  Wang, Yipeng;  Wang, Huandong;  Wang, Wenxiang;  Jing, Hua;  Zhang, Guangfei
收藏  |  浏览/下载：37/0  |  提交时间：2019/12/13
NoC  CC-NUMA  Channel  Load balance  Deadlock free  
Data Remapping for Static NUCA in Degradable Chip Multiprocessors 期刊论文
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2015, 卷号: 23, 期号: 5, 页码: 879-892
作者:  Wang, Ying;  Zhang, Lei;  Han, Yin-He;  Li, Hua-Wei;  Li, Xiaowei
收藏  |  浏览/下载：37/0  |  提交时间：2019/12/13
Chip multiprocessor (CMP)  fault tolerant  network-on-chip (NoC)  nonuniform cache architecture (NUCA)  
What Hill-Marty model learn from and break through Amdahl's law? 期刊论文
INFORMATION PROCESSING LETTERS, 2011, 卷号: 111, 期号: 23-24, 页码: 1092-1095
作者:  Yao, Erlin;  Bao, Yungang;  Chen, Mingyu
收藏  |  浏览/下载：75/0  |  提交时间：2019/12/16
Parallel processing  Multicore  Scalability  Amdahl's law  Hill-Marty model  
Performance-asymmetry-aware scheduling for Chip Multiprocessors with static core coupling 期刊论文
JOURNAL OF SYSTEMS ARCHITECTURE, 2010, 卷号: 56, 期号: 10, 页码: 534-542
作者:  Dong, Jianbo;  Zhang, Lei;  Han, Yinhe;  Yan, Guihai;  Li, Xiaowei
收藏  |  浏览/下载：40/0  |  提交时间：2019/12/16
Process variation  Thread-level redundancy  Chip Multiprocessor  Scheduling  
Accelerating sequential programs on Chip Multiprocessors via Dynamic Prefetching Thread 期刊论文
MICROPROCESSORS AND MICROSYSTEMS, 2007, 卷号: 31, 期号: 3, 页码: 200-211
作者:  Rui, Hou;  Zhang, Longbing;  Hu, Weiwu
收藏  |  浏览/下载：40/0  |  提交时间：2019/12/16
Dynamic Prefetching Thread  Chip Multiprocessors  
High performance general-purpose microprocessors: Past and future 期刊论文
JOURNAL OF COMPUTER SCIENCE AND TECHNOLOGY, 2006, 卷号: 21, 期号: 5, 页码: 631-640
作者:  Hu, Wei-Wu;  Hou, Rui;  Xiao, Jun-Hua;  Zhang, Long-Bin
收藏  |  浏览/下载：35/0  |  提交时间：2019/12/16
high performance general-purpose microprocessor  instruction level parallelism  data level parallelism  thread level parallelism  chip multiprocessors  Godson processor  
A hybrid hardware/software generated Prefetching Thread mechanism on Chip Multiprocessors 期刊论文
EURO-PAR 2006 PARALLEL PROCESSING, 2006, 卷号: 4128, 页码: 506-516
作者:  Rui, Hou;  Zhang, Longbing;  Hu, Weiwu
收藏  |  浏览/下载：38/0  |  提交时间：2019/12/16