×
验证码:
换一张
忘记密码?
记住我
×
登录
中文版
|
English
中国科学院计算技术研究所机构知识库
Institute of Computing Technology, Chinese Academy IR
登录
注册
ALL
ORCID
题名
作者
学科领域
关键词
文献类型
出处
收录类别
出版者
发表日期
存缴日期
资助项目
学科门类
学习讨论厅
图片搜索
粘贴图片网址
首页
研究单元&专题
作者
文献类型
学科分类
知识图谱
新闻&公告
在结果中检索
研究单元&专题
中国科学院计算技术... [14]
作者
Li, Huawe... [14]
Li, Xiaow... [14]
Wang, Yin... [10]
Cheng, Lon... [3]
Han, Yinhe [2]
He, Yintao [2]
更多...
文献类型
期刊论文 [14]
发表日期
2023 [1]
2022 [4]
2021 [1]
2020 [1]
2019 [2]
2018 [2]
更多...
语种
英语 [14]
出处
IEEE TRAN... [14]
资助项目
National N... [8]
National N... [5]
National N... [5]
National K... [4]
National N... [4]
National N... [4]
更多...
收录类别
SCI [14]
资助机构
×
知识图谱
CSpace
开始提交
已提交作品
待认领作品
已认领作品
未提交全文
收藏管理
QQ客服
官方微博
反馈留言
浏览/检索结果:
共14条,第1-10条
帮助
限定条件
出处:IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS
作者:Li, Huawei
第一作者
文献类型:期刊论文
专题:中国科学院计算技术研究所期刊论文
第一作者的第一单位
第一作者单位
通讯作者单位
已选(
0
)
清除
条数/页:
5
10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100
排序方式:
请选择
期刊影响因子升序
期刊影响因子降序
发表日期升序
发表日期降序
提交时间升序
提交时间降序
作者升序
作者降序
WOS被引频次升序
WOS被引频次降序
题名升序
题名降序
Scalable and Conflict-Free NTT Hardware Accelerator Design: Methodology, Proof, and Implementation
期刊论文
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2023, 卷号: 42, 期号: 5, 页码: 1504-1517
作者:
Mu, Jianan
;
Ren, Yi
;
Wang, Wen
;
Hu, Yizhong
;
Chen, Shuai
;
Chang, Chip-Hong
;
Fan, Junfeng
;
Ye, Jing
;
Cao, Yuan
;
Li, Huawei
;
Li, Xiaowei
收藏
  |  
浏览/下载:9/0
  |  
提交时间:2023/12/04
Memory access pattern
number theoretic transform (NTT)
post-quantum cryptography (PQC)
scalable hardware design
HyCA: A Hybrid Computing Architecture for Fault-Tolerant Deep Learning
期刊论文
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2022, 卷号: 41, 期号: 10, 页码: 3400-3413
作者:
Liu, Cheng
;
Chu, Cheng
;
Xu, Dawen
;
Wang, Ying
;
Wang, Qianlong
;
Li, Huawei
;
Li, Xiaowei
;
Cheng, Kwang-Ting
收藏
  |  
浏览/下载:26/0
  |  
提交时间:2022/12/07
Circuit faults
Computational modeling
Deep learning
Hardware
Redundancy
Neural networks
Computer architecture
Deep learning accelerator (DLA)
fault detection
fault tolerance
hybrid computing architecture (HyCA)
An Efficient Deep Learning Accelerator Architecture for Compressed Video Analysis
期刊论文
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2022, 卷号: 41, 期号: 9, 页码: 2808-2820
作者:
Wang, Yongchen
;
Wang, Ying
;
Li, Huawei
;
Li, Xiaowei
收藏
  |  
浏览/下载:31/0
  |  
提交时间:2022/12/07
Streaming media
Neural networks
Image coding
Decoding
Metadata
Deep learning
Hardware
Neural network acceleration
specialized accelerator
video analysis
Saving Energy of RRAM-Based Neural Accelerator Through State-Aware Computing
期刊论文
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2022, 卷号: 41, 期号: 7, 页码: 2115-2127
作者:
He, Yintao
;
Wang, Ying
;
Li, Huawei
;
Li, Xiaowei
收藏
  |  
浏览/下载:28/0
  |  
提交时间:2022/12/07
Computer architecture
Microprocessors
Resistance
Power demand
Training
Biological neural networks
Optimization
Low power (LP)
neural networks
processing-in-memory
resistive random-access memory (RRAM)
A Fast Precision Tuning Solution for Always-On DNN Accelerators
期刊论文
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2022, 卷号: 41, 期号: 5, 页码: 1236-1248
作者:
Wang, Ying
;
He, Yintao
;
Cheng, Long
;
Li, Huawei
;
Li, Xiaowei
收藏
  |  
浏览/下载:26/0
  |  
提交时间:2022/12/07
Computer architecture
Neural networks
Computational modeling
Approximate computing
Tuning
Switches
Microprocessors
Always-on
CNN
computing-in-memory (CiM)
resistive RAM
An Edge 3D CNN Accelerator for Low-Power Activity Recognition
期刊论文
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2021, 卷号: 40, 期号: 5, 页码: 918-930
作者:
Wang, Ying
;
Wang, Yongchen
;
Shi, Cong
;
Cheng, Long
;
Li, Huawei
;
Li, Xiaowei
收藏
  |  
浏览/下载:38/0
  |  
提交时间:2021/12/01
Three-dimensional displays
Two dimensional displays
Arrays
Feature extraction
System-on-chip
Redundancy
3D CNN
activity analysis
CNN accelerator
network-on-chip
video
Architecting Effectual Computation for Machine Learning Accelerators
期刊论文
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2020, 卷号: 39, 期号: 10, 页码: 2654-2667
作者:
Lu, Hang
;
Zhang, Mingzhe
;
Han, Yinhe
;
Wang, Qi
;
Li, Huawei
;
Li, Xiaowei
收藏
  |  
浏览/下载:89/0
  |  
提交时间:2020/12/10
Computational modeling
Throughput
Adders
Machine learning
Acceleration
Kernel
Computational efficiency
Accelerator architectures
neural network hardware
multiplying circuits
A QoS-QoR Aware CNN Accelerator Design Approach
期刊论文
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2019, 卷号: 38, 期号: 11, 页码: 1995-2007
作者:
Wang, Ying
;
Li, Huawei
;
Cheng, Long
;
Li, Xiaowei
收藏
  |  
浏览/下载:48/0
  |  
提交时间:2020/12/10
Approximate computing
convolutional neural network (CNN)
deep learning (DL)
quality of service (QoS)
real-time
Cluster Restoration-Based Trace Signal Selection for Post-Silicon Debug
期刊论文
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2019, 卷号: 38, 期号: 4, 页码: 767-779
作者:
Cheng, Yun
;
Li, Huawei
;
Wang, Ying
;
Li, Xiaowei
收藏
  |  
浏览/下载:78/0
  |  
提交时间:2019/08/16
Cluster generation
post-silicon debug
state restoration
trace signal selection
A Case of On-Chip Memory Subsystem Design for Low-Power CNN Accelerators
期刊论文
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2018, 卷号: 37, 期号: 10, 页码: 1971-1984
作者:
Wang, Ying
;
Li, Huawei
;
Li, Xiaowei
收藏
  |  
浏览/下载:68/0
  |  
提交时间:2019/12/10
Convolutional neural network (CNN)
deep learning
low power
memory subsystem