中国科学院计算技术研究所机构知识库

浏览/检索结果: 共4条，第1-4条

帮助

已选(0)清除 条数/页：5101520253035404550556065707580859095100   排序方式：请选择作者升序作者降序WOS被引频次升序WOS被引频次降序提交时间升序提交时间降序期刊影响因子升序期刊影响因子降序题名升序题名降序发表日期升序发表日期降序
	A Guaranteed Secure Scan Design Based on Test Data Obfuscation by Cryptographic Hash 期刊论文 IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2020, 卷号: 39, 期号: 12, 页码: 4524-4536 作者:  Cui, Aijiao;  Li, Mengyang;  Qu, Gang;  Li, Huawei 收藏  |  浏览/下载：36/0  |  提交时间：2021/12/01 Ciphers  Encryption  Integrated circuits  Side-channel attacks  Testing  Cryptographic hash function  obfuscation logic  scan design  scan-based side-channel attack
	Capture-power-aware test data compression using selective encoding 期刊论文 INTEGRATION-THE VLSI JOURNAL, 2011, 卷号: 44, 期号: 3, 页码: 205-216 作者:  Li, Jia;  Liu, Xiao;  Zhang, Yubin;  Hu, Yu;  Li, Xiaowei;  Xu, Qiang 收藏  |  浏览/下载：74/0  |  提交时间：2019/12/16 Test compression  Low-power testing  Scan-based testing
	Scan chain design for shift power reduction in scan-based testing 期刊论文 SCIENCE CHINA-INFORMATION SCIENCES, 2011, 卷号: 54, 期号: 4, 页码: 767-777 作者:  Li Jia;  Hu Yu;  Li XiaoWei 收藏  |  浏览/下载：71/0  |  提交时间：2019/12/16 low power DfT  scan-based testing  test power reduction  scan chain design
	X-Filling for Simultaneous Shift- and Capture-Power Reduction in At-Speed Scan-Based Testing 期刊论文 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2010, 卷号: 18, 期号: 7, 页码: 1081-1092 作者:  Li, Jia;  Xu, Qiang;  Hu, Yu;  Li, Xiaowei 收藏  |  浏览/下载：43/0  |  提交时间：2019/12/16 At-speed scan-based testing  low-power testing  X-filling