CSpace

浏览/检索结果: 共4条,第1-4条 帮助

已选(0)清除 条数/页:   排序方式:
A reconfigurable 4-GS/s power-efficient floating-point FFT processor design and implementation based on single-sided binary-tree decomposition 期刊论文
INTEGRATION-THE VLSI JOURNAL, 2019, 卷号: 66, 页码: 164-172
作者:  Wei, Xing;  Yang, Haigang;  Li, Wei;  Huang, Zhihong;  Yin, Tao;  Yu, Le
收藏  |  浏览/下载:94/0  |  提交时间:2019/08/16
Floating-point  Fast fourier transform (FFT)  Mixed-radix  Multi-path delay feedback (MDF)  Binary-tree decomposition  Twiddle factor  Fused FP arithmetic unit  
Path Delay Test Generation Toward Activation of Worst Case Coupling Effects 期刊论文
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2011, 卷号: 19, 期号: 11, 页码: 1969-1982
作者:  Zhang, Minjin;  Li, Huawei;  Li, Xiaowei
收藏  |  浏览/下载:78/0  |  提交时间:2019/12/16
Crosstalk-induced delay  delay testing  path delay fault  signal integrity  test generation  timing analysis  
Improved sample filtering method for measuring end-to-end path capacity 期刊论文
JOURNAL OF CENTRAL SOUTH UNIVERSITY OF TECHNOLOGY, 2007, 卷号: 14, 期号: 3, 页码: 399-403
作者:  Li Wen-wei;  Tang Jun-long;  Zhang Da-fang;  Xie Gao-gang
收藏  |  浏览/下载:42/0  |  提交时间:2019/12/16
network measurement  path capacity  capacity measurement  path delay  
Reduction of number of paths to be tested in delay testing 期刊论文
JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2000, 卷号: 16, 期号: 5, 页码: 477-485
作者:  Li, HW;  Li, ZC;  Min, YH
收藏  |  浏览/下载:73/0  |  提交时间:2019/12/16
delay testing  path sensitization  linearly independent  analytical delay model