×
验证码:
换一张
忘记密码?
记住我
×
登录
中文版
|
English
中国科学院计算技术研究所机构知识库
Institute of Computing Technology, Chinese Academy IR
登录
注册
ALL
ORCID
题名
作者
学科领域
关键词
文献类型
出处
收录类别
出版者
发表日期
存缴日期
资助项目
学科门类
学习讨论厅
图片搜索
粘贴图片网址
首页
研究单元&专题
作者
文献类型
学科分类
知识图谱
新闻&公告
在结果中检索
研究单元&专题
中国科学院计算技术... [20]
作者
Li, Xiaowe... [6]
Chen, Xiao... [5]
Han, Yinhe [4]
Wang, Ying [4]
Liu, Cheng [3]
Yan, Guiha... [3]
更多...
文献类型
期刊论文 [20]
发表日期
2025 [8]
2024 [1]
2023 [2]
2022 [1]
2021 [2]
2020 [1]
更多...
语种
英语 [20]
出处
IEEE TRANS... [6]
IEEE TRANS... [4]
IEEE COMPU... [2]
ACM TRANSA... [1]
IEEE DESIG... [1]
IEEE JOURN... [1]
更多...
资助项目
National N... [3]
Youth Inno... [3]
National N... [2]
National N... [2]
National N... [2]
National N... [2]
更多...
收录类别
SCI [19]
资助机构
×
知识图谱
CSpace
开始提交
已提交作品
待认领作品
已认领作品
未提交全文
收藏管理
QQ客服
官方微博
反馈留言
浏览/检索结果:
共20条,第1-10条
帮助
已选(
0
)
清除
条数/页:
5
10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100
排序方式:
请选择
期刊影响因子升序
期刊影响因子降序
提交时间升序
提交时间降序
发表日期升序
发表日期降序
题名升序
题名降序
作者升序
作者降序
WOS被引频次升序
WOS被引频次降序
In-Situ NAS: A Plug-and-Search Neural Architecture Search Framework Across Hardware Platforms
期刊论文
IEEE TRANSACTIONS ON COMPUTERS, 2025, 卷号: 74, 期号: 9, 页码: 2856-2869
作者:
Lv, Hao
;
Zhang, Lei
;
Wang, Ying
收藏
  |  
浏览/下载:4/0
  |  
提交时间:2025/12/03
Neural architecture search
deep learning
optimization
hardware-aware
AutoML
performance evaluation
Neural architecture search
deep learning
optimization
hardware-aware
AutoML
performance evaluation
Re-Meltrix: A Reconfigurable Processing-in-Memory Architecture Based on RRAM and Function Synthesis
期刊论文
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2025, 卷号: 44, 期号: 9, 页码: 3409-3422
作者:
Long, Boyu
;
Han, Yinhe
;
Sun, Xian-He
;
Chen, Xiaoming
收藏
  |  
浏览/下载:4/0
  |  
提交时间:2025/12/03
Logic
Computer architecture
Integrated circuit interconnections
Hardware
Routing
Circuits
Table lookup
Decoding
Performance evaluation
Logic gates
Processing in memory
resistive random-access memory (RRAM)
software-hardware co-design
ternary content-addressable memory (TCAM)
KPU: Kernel Processing Unit for in-Memory Analytical Query Processing
期刊论文
IEEE TRANSACTIONS ON COMPUTERS, 2025, 卷号: 74, 期号: 8, 页码: 2702-2716
作者:
Wu, Jingya
;
Lu, Wenyan
;
Fan, Haishuang
;
Kong, Hao
;
Li, Xiaowei
;
Yan, Guihai
收藏
  |  
浏览/下载:4/0
  |  
提交时间:2025/12/03
Kernel
Bandwidth
Hardware
Central Processing Unit
Query processing
Programming
Parallel processing
Computers
Satellites
Database
domain-specific computer architecture
programmability
SQL
SQL
Efficient Hardware Architecture Design of K-Means Clustering Algorithm for AV1 Palette Mode Coding
期刊论文
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2025, 卷号: 72, 期号: 8, 页码: 1078-1082
作者:
Huang, Xiaofeng
;
Lin, Jiaqing
;
Liu, Fengguang
;
Ji, Wen
;
Yin, Haibing
;
Ma, Siwei
收藏
  |  
浏览/下载:4/0
  |  
提交时间:2025/12/03
Random access memory
Hardware
Engines
Indexes
Encoding
Bandwidth
Clustering algorithms
Heuristic algorithms
Throughput
Memory management
K-means clustering
Palette mode
Alliance for Open Media Video 1 (AV1)
data reuse
hardware architecture
DFU-E: A Dataflow Architecture for Edge DSP and AI Applications
期刊论文
IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2025, 卷号: 36, 期号: 6, 页码: 1100-1114
作者:
Li, Wenming
;
Fan, Zhihua
;
Liu, Tianyu
;
Wang, Zhen
;
Wu, Haibin
;
Wu, Meng
;
Zhang, Kunming
;
Liu, Yanhuan
;
Sun, Ninghui
;
Ye, Xiaochun
;
Fan, Dongrui
收藏
  |  
浏览/下载:41/0
  |  
提交时间:2025/06/25
Artificial intelligence
Hardware
Edge computing
Computer architecture
Computational modeling
Single instruction multiple data
Energy efficiency
Target recognition
Radar polarimetry
Real-time systems
Dataflow architecture
edge computing
digital signal processing
AI
multi-layer dataflow mechanism
Trident: The Acceleration Architecture for High-Performance Private Set Intersection
期刊论文
IEEE TRANSACTIONS ON COMPUTERS, 2025, 卷号: 74, 期号: 4, 页码: 1152-1167
作者:
Zhang, Jinkai
;
Yang, Yinghao
;
Zhou, Zhe
;
Hu, Zhicheng
;
Zhao, Xin
;
Chang, Liang
;
Lu, Hang
;
Li, Xiaowei
收藏
  |  
浏览/下载:38/0
  |  
提交时间:2025/06/25
Protocols
Receivers
Cryptography
Hardware
Central Processing Unit
Random access memory
Data privacy
Polynomials
Field programmable gate arrays
Computer architecture
Private set intersection (PSI)
fully homomorphic encryption (FHE)
FPGA accelerator
privacy computing
A Data-Centric Software-Hardware Co-Designed Architecture for Large-Scale Graph Processing
期刊论文
IEEE TRANSACTIONS ON COMPUTERS, 2025, 卷号: 74, 期号: 4, 页码: 1109-1122
作者:
Li, Zerun
;
Chen, Xiaoming
;
Yang, Yuxin
;
Min, Feng
;
Zhang, Xiaoyu
;
Han, Yinhe
收藏
  |  
浏览/下载:38/0
  |  
提交时间:2025/06/25
Bandwidth
Memory management
Computational modeling
System-on-chip
Software
Hardware
Computer architecture
Three-dimensional displays
Performance evaluation
Data communication
Large-scale graph processing
near memory computing
memory system
accelerator
Exploring the DIMM PIM Architecture for Accelerating Time Series Analysis
期刊论文
IEEE COMPUTER ARCHITECTURE LETTERS, 2025, 卷号: 24, 期号: 1, 页码: 169-172
作者:
Shi, Shunchen
;
Yang, Fan
;
Li, Zhichun
;
Li, Xueqi
;
Sun, Ninghui
收藏
  |  
浏览/下载:4/0
  |  
提交时间:2025/12/03
Time series analysis
Computer architecture
Pipelines
Hardware
Bandwidth
Indexes
Parallel processing
Data mining
Central Processing Unit
Data transfer
processing in memory
Crypto-DSEDA: A Domain-Specific EDA Flow for CiM-Based Cryptographic Accelerators
期刊论文
IEEE DESIGN & TEST, 2024, 卷号: 41, 期号: 5, 页码: 46-54
作者:
Liu, Rui
;
Li, Zerun
;
Zhang, Xiaoyu
;
Li, Wanqian
;
Shen, Libo
;
Tang, Rui
;
Luo, Zhejian
;
Chen, Xiaoming
;
Han, Yinhe
;
Tang, Minghua
收藏
  |  
浏览/下载:33/0
  |  
提交时间:2024/12/06
Computer architecture
Cryptography
Optimization
Table lookup
Hardware acceleration
Resource management
Space exploration
Computing-in-memory
electronic design automation
cryptographic algorithm
automatic generation
MNSIM 2.0: A Behavior-Level Modeling Tool for Processing-In-Memory Architectures
期刊论文
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2023, 卷号: 42, 期号: 11, 页码: 4112-4125
作者:
Zhu, Zhenhua
;
Sun, Hanbo
;
Xie, Tongxin
;
Zhu, Yu
;
Dai, Guohao
;
Xia, Lixue
;
Niu, Dimin
;
Chen, Xiaoming
;
Hu, Xiaobo Sharon
;
Cao, Yu
;
Xie, Yuan
;
Yang, Huazhong
;
Wang, Yu
收藏
  |  
浏览/下载:44/0
  |  
提交时间:2024/05/20
Computational modeling
Computer architecture
Integrated circuit modeling
Scheduling
Hardware
Memristors
Convolutional neural networks
Hardware modeling tool
processing-in-memory (PIM)
software-hardware co-optimization