CSpace

浏览/检索结果: 共4条,第1-4条 帮助

已选(0)清除 条数/页:   排序方式:
RIVL: A Low-Cost SoC Agile Development Platform for Multiple RISC-V Processors Design and Verification 期刊论文
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2024, 页码: 11
作者:  Xu, Lida;  Cao, Zewen;  Zhao, Hualong;  Peng, Zhuo;  Miao, Yuchi;  Zhuang, Chunan;  Ruan, Hongrui;  Dong, Yuying;  Zeng, Chuanbin;  Li, Bo;  Luo, Jiajun
收藏  |  浏览/下载:15/0  |  提交时间:2025/06/25
Program processors  Hardware  Chip scale packaging  Design methodology  Costs  Object oriented modeling  Complexity theory  Testing  Registers  Prototypes  Agile methodology  object-oriented hardware  RISC-V  low-cost  integration  verification  open source  
Observability statement coverage based on dynamic factored use-definition chains for functional verification 期刊论文
JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2006, 卷号: 22, 期号: 3, 页码: 273-285
作者:  Lv, Tao;  Fan, Jian-Ping;  Li, Xiao-Wei;  Liu, Ling-Yi
收藏  |  浏览/下载:67/0  |  提交时间:2019/12/16
design verification  coverage metrics  observability  dynamic factored use-definition chains  data-flow analysis  
An efficient evaluation and vector generation method for observability-enhanced statement coverage 期刊论文
JOURNAL OF COMPUTER SCIENCE AND TECHNOLOGY, 2005, 卷号: 20, 期号: 6, 页码: 875-884
作者:  Lu, W;  Yang, XT;  Lv, T;  Li, XW
收藏  |  浏览/下载:55/0  |  提交时间:2019/12/16
design verification  simulation  coverage metrics  observability  vector generation  
无权访问的条目 期刊论文
作者:  Wei Lu(鲁巍);  Xiu-Tao Yang(杨修涛);  Tao Lv(吕涛);  Xiao-Wei Li(李晓维)
Adobe PDF(701Kb)  |  收藏  |  浏览/下载:0/0  |  提交时间:2010/11/03