CSpace

浏览/检索结果: 共2条,第1-2条 帮助

已选(0)清除 条数/页:   排序方式:
Identifying Optimal Workload Offloading Partitions for CPU-PIM Graph Processing Accelerators 期刊论文
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2025, 页码: 12
作者:  Xu, Sheng;  Li, Chun;  Luo, Le;  Zhou, Wu;  Yan, Liang;  Chen, Xiaoming
收藏  |  浏览/下载:3/0  |  提交时间:2025/06/25
Program processors  Logic  Codes  Arrays  Runtime  Electronic mail  Accuracy  Very large scale integration  Training  Through-silicon vias  Graph processing  heterogenous systems  processing-in-memory (PIM)  reuse distance (RD)  workload offloading  
Taming Process Variations in CNFET for Efficient Last-Level Cache Design 期刊论文
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2022, 卷号: 30, 期号: 4, 页码: 418-431
作者:  Xu, Dawen;  Feng, Zhuangyu;  Liu, Cheng;  Li, Li;  Wang, Ying;  Li, Huawei;  Li, Xiaowei
收藏  |  浏览/下载:48/0  |  提交时间:2022/12/07
CNTFETs  Delays  Transistors  Layout  Very large scale integration  Radio frequency  Energy consumption  nanotube field-effect transistor (CNFET)  last-level cache (LLC)  process variation (PV)  variation-aware cache