中文版 | English

在结果中检索

CSpace

浏览/检索结果: 共8条，第1-8条 帮助

限定条件    
已选(0)清除 条数/页：   排序方式：
Portrait: A holistic computation and bandwidth balanced performance evaluation model for heterogeneous systems 期刊论文
SUSTAINABLE COMPUTING-INFORMATICS & SYSTEMS, 2022, 卷号: 35, 页码: 8
作者:  Wu, Jingya;  Lu, Wenyan;  Yan, Guihai;  Li, Xiaowei
收藏  |  浏览/下载：25/0  |  提交时间：2022/12/07
Accelerators  Heterogeneous systems  Bandwidth contention  Hardware hazard  PCIe  
ShuntFlowPlus: An Efficient and Scalable Dataflow Accelerator Architecture for Stream Applications 期刊论文
ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, 2021, 卷号: 17, 期号: 4, 页码: 24
作者:  Gong, Shijun;  Li, Jiajun;  Lu, Wenyan;  Yan, Guihai;  Li, Xiaowei
收藏  |  浏览/下载：20/0  |  提交时间：2022/12/07
Streaming processing  sliding-window aggregations  dataflow  buffer sharing  
BZIP: A compact data memory system for UTXO-based blockchains 期刊论文
JOURNAL OF SYSTEMS ARCHITECTURE, 2020, 卷号: 109, 页码: 8
作者:  Jiang, Shuhao;  Li, Jiajun;  Gong, Shijun;  Yan, Junchao;  Yan, Guihai;  Sun, Yi;  Li, Xiaowei
收藏  |  浏览/下载：47/0  |  提交时间：2020/12/10
UTXO  Blockchain  Data Compression  IoT  
SqueezeFlow: A Sparse CNN Accelerator Exploiting Concise Convolution Rules 期刊论文
IEEE TRANSACTIONS ON COMPUTERS, 2019, 卷号: 68, 期号: 11, 页码: 1663-1677
作者:  Li, Jiajun;  Jiang, Shuhao;  Gong, Shijun;  Wu, Jingya;  Yan, Junchao;  Yan, Guihai;  Li, Xiaowei
收藏  |  浏览/下载：40/0  |  提交时间：2020/12/10
Convolutional neural networks  accelerator architecture  hardware acceleration  
ShuttleNoC: Power-Adaptable Communication Infrastructure for Many-Core Processors 期刊论文
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2019, 卷号: 38, 期号: 8, 页码: 1438-1451
作者:  Lu, Hang;  Chang, Yisong;  Yan, Guihai;  Lin, Ning;  Wei, Xin;  Li, Xiaowei
收藏  |  浏览/下载：74/0  |  提交时间：2019/12/10
Many-core processors  networks-on-chip (NoCs)  power management  shuttle networks-on-chip (ShuttleNoC)  
Promoting the Harmony between Sparsity and Regularity: A Relaxed Synchronous Architecture for Convolutional Neural Networks 期刊论文
IEEE TRANSACTIONS ON COMPUTERS, 2019, 卷号: 68, 期号: 6, 页码: 867-881
作者:  Lu, Wenyan;  Yan, Guihai;  Li, Jiajun;  Gong, Shijun;  Jiang, Shuhao;  Wu, Jingya;  Li, Xiaowei
收藏  |  浏览/下载：248/0  |  提交时间：2019/08/16
Convolutional neural networks  accelerator  architecture  parallelism  sparsity  
SynergyFlow: An Elastic Accelerator Architecture Supporting Batch Processing of Large-Scale Deep Neural Networks 期刊论文
ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2019, 卷号: 24, 期号: 1, 页码: 27
作者:  Li, Jiajun;  Yan, Guihai;  Lu, Wenyan;  Gong, Shijun;  Jiang, Shuhao;  Wu, Jingya;  Li, Xiaowei
收藏  |  浏览/下载：68/0  |  提交时间：2019/04/03
Deep neural networks  convolutional neural networks  accelerator  architecture  resource utilization  complementary effect  
Fault tolerance on-chip: a reliable computing paradigm using self-test, self-diagnosis, and self-repair (3S) approach 期刊论文
SCIENCE CHINA-INFORMATION SCIENCES, 2018, 卷号: 61, 期号: 11, 页码: 17
作者:  Li, Xiaowei;  Yan, Guihai;  Ye, Jing;  Wang, Ying
收藏  |  浏览/下载：67/0  |  提交时间：2019/12/10
fault tolerance  on-chip  self-test  self-diagnosis  self-repair