中国科学院计算技术研究所机构知识库

浏览/检索结果: 共7条，第1-7条

帮助

限定条件	作者：Han, Yinhe    第一作者

已选(0)清除 条数/页：5101520253035404550556065707580859095100   排序方式：请选择期刊影响因子升序期刊影响因子降序发表日期升序发表日期降序提交时间升序提交时间降序作者升序作者降序WOS被引频次升序WOS被引频次降序题名升序题名降序
	Frequency-Domain Inference Acceleration for Convolutional Neural Networks Using ReRAMs 期刊论文 IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2023, 卷号: 34, 期号: 12, 页码: 3133-3146 作者:  Liu, Bosheng;  Jiang, Zhuoshen;  Wu, Yalan;  Wu, Jigang;  Chen, Xiaoming;  Liu, Peng;  Zhou, Qingguo;  Han, Yinhe 收藏  |  浏览/下载：8/0  |  提交时间：2023/12/04 Frequency-domain accelerator  energy efficiency  resistive random access memory  frequency-domain convolutions
	Reconfiguration algorithms for synchronous communication on switch based degradable arrays 期刊论文 PARALLEL COMPUTING, 2022, 卷号: 111, 页码: 10 作者:  Wu, Yalan;  Wu, Jigang;  Liu, Peng;  Han, Yinhe;  Srikanthan, Thambipillai 收藏  |  浏览/下载：21/0  |  提交时间：2022/12/07 Mesh-connected processor array  Reconfiguration algorithm  Fault-tolerance  Synchronous communication
	Search-Free Inference Acceleration for Sparse Convolutional Neural Networks 期刊论文 IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2022, 卷号: 41, 期号: 7, 页码: 2156-2169 作者:  Liu, Bosheng;  Chen, Xiaoming;  Han, Yinhe;  Wu, Jigang;  Chang, Liang;  Liu, Peng;  Xu, Haobo 收藏  |  浏览/下载：24/0  |  提交时间：2022/12/07 Internal interconnection  memory bandwidth  sparse accelerators  sparse convolution neural networks (CNNs)
	Fault Modeling and Efficient Testing of Memristor-Based Memory 期刊论文 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2021, 卷号: 68, 期号: 11, 页码: 4444-4455 作者:  Liu, Peng;  You, Zhiqiang;  Wu, Jigang;  Liu, Bosheng;  Han, Yinhe;  Chakrabarty, Krishnendu 收藏  |  浏览/下载：25/0  |  提交时间：2022/06/21 Electrical defects  fault model  defect-oriented testing  March algorithm  non-volatile memory
	Load Balance Guaranteed Vehicle-to-Vehicle Computation Offloading for Min-Max Fairness in VANETs 期刊论文 IEEE TRANSACTIONS ON INTELLIGENT TRANSPORTATION SYSTEMS, 2021, 页码: 20 作者:  Wu, Yalan;  Wu, Jigang;  Chen, Long;  Yan, Jiaquan;  Han, Yinhe 收藏  |  浏览/下载：26/0  |  提交时间：2022/06/21 Task analysis  Vehicular ad hoc networks  Delays  Heuristic algorithms  Power control  Energy consumption  Reinforcement learning  VANET  task offloading  load balance  power control  machine learning
	Integrating Two Logics Into One Crossbar Array for Logic Gate Design 期刊论文 IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2021, 卷号: 68, 期号: 8, 页码: 2987-2991 作者:  Yao, Lian;  Liu, Peng;  Wu, Jigang;  Han, Yinhe;  Zhong, Yuehang;  You, Zhiqiang 收藏  |  浏览/下载：38/0  |  提交时间：2021/12/01 Logic gates  Memristors  Logic arrays  Resistance  Logic functions  Adders  Switches  Logic gates  memristive crossbar  material implication  not material implication  1-bit full adder
	Defect Analysis and Parallel Testing or 3D Hybrid CMOS-Memristor Memory 期刊论文 IEEE TRANSACTIONS ON EMERGING TOPICS IN COMPUTING, 2021, 卷号: 9, 期号: 2, 页码: 745-758 作者:  Liu, Peng;  You, Zhiqiang;  Wu, Jigang;  Elimu, Michael;  Wang, Weizheng;  Cai, Shuo;  Han, Yinhe 收藏  |  浏览/下载：33/0  |  提交时间：2021/12/01 Non-volatile memory  RRAM  CMOL  memristor  testing