CSpace

浏览/检索结果: 共4条,第1-4条 帮助

限定条件    
已选(0)清除 条数/页:   排序方式:
PSI Conscious Write Scheduling: Architectural Support for Reliable Power Delivery in 3-D Die-Stacked PCM 期刊论文
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2016, 卷号: 24, 期号: 5, 页码: 1613-1625
作者:  Wang, Ying;  Han, Yinhe;  Li, Huawei;  Zhang, Lei;  Cheng, Yuanqing;  Li, Xiaowei
收藏  |  浏览/下载:53/0  |  提交时间:2019/12/13
3-D integration  IR-drop  phase-change memory (PCM)  through-silicon-via (TSV)  write throughput  
An Analytical Framework for Estimating Scale-Out and Scale-Up Power Efficiency of Heterogeneous Manycores 期刊论文
IEEE TRANSACTIONS ON COMPUTERS, 2016, 卷号: 65, 期号: 2, 页码: 367-381
作者:  Ma, Jun;  Yan, Guihai;  Han, Yinhe;  Li, Xiaowei
收藏  |  浏览/下载:36/0  |  提交时间:2019/12/13
Heterogeneous manycores  scale-out  scale-up  analytical model  power efficiency  runtime management  
A Cost-Effective Energy Optimization Framework of Multicore SoCs Based on Dynamically Reconfigurable Voltage-Frequency Islands 期刊论文
ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2016, 卷号: 21, 期号: 2, 页码: 14
作者:  Jin, Song;  Pei, Songwei;  Han, Yinhe;  Li, Huawei
收藏  |  浏览/下载:37/0  |  提交时间:2019/12/13
System energy  dynamic voltage-frequency island  task scheduling  VFI partitioning  multicore system-on-chip  energy  
Performance-asymmetry-aware scheduling for Chip Multiprocessors with static core coupling 期刊论文
JOURNAL OF SYSTEMS ARCHITECTURE, 2010, 卷号: 56, 期号: 10, 页码: 534-542
作者:  Dong, Jianbo;  Zhang, Lei;  Han, Yinhe;  Yan, Guihai;  Li, Xiaowei
收藏  |  浏览/下载:40/0  |  提交时间:2019/12/16
Process variation  Thread-level redundancy  Chip Multiprocessor  Scheduling