中文版 | English

在结果中检索

CSpace

浏览/检索结果: 共7条，第1-7条 帮助

限定条件        
已选(0)清除 条数/页：   排序方式：
Dadu-SV: Accelerate Stereo Vision Processing on NPU 期刊论文
IEEE EMBEDDED SYSTEMS LETTERS, 2022, 卷号: 14, 期号: 4, 页码: 191-194
作者:  Min, Feng;  Wang, Ying;  Xu, Haobo;  Huang, Junpei;  Wang, Yujie;  Zou, Xingqi;  Lu, Meixuan;  Han, Yinhe
收藏  |  浏览/下载：14/0  |  提交时间：2023/07/12
Hardware acceleration  neural computing  neural processing unit (NPU)  semiglobal matching (SGM)  stereo vision  
TripleBrain: A Compact Neuromorphic Hardware Core With Fast On-Chip Self-Organizing and Reinforcement Spike-Timing Dependent Plasticity 期刊论文
IEEE TRANSACTIONS ON BIOMEDICAL CIRCUITS AND SYSTEMS, 2022, 卷号: 16, 期号: 4, 页码: 636-650
作者:  Wang, Haibing;  He, Zhen;  Wang, Tengxiao;  He, Junxian;  Zhou, Xichuan;  Wang, Ying;  Liu, Liyuan;  Wu, Nanjian;  Tian, Min;  Shi, Cong
收藏  |  浏览/下载：13/0  |  提交时间：2023/07/12
Neurons  Neuromorphics  Hardware  System-on-chip  Field programmable gate arrays  Synapses  Self-organizing feature maps  Neuromorphic system  spiking neural network  spike-timing dependent plasticity  self-organizing map  reinforce- ment learning  on-chip learning  
EnGN: A High-Throughput and Energy-Efficient Accelerator for Large Graph Neural Networks 期刊论文
IEEE TRANSACTIONS ON COMPUTERS, 2021, 卷号: 70, 期号: 9, 页码: 1511-1525
作者:  Liang, Shengwen;  Wang, Ying;  Liu, Cheng;  He, Lei;  Li, Huawei;  Xu, Dawen;  Li, Xiaowei
收藏  |  浏览/下载：38/0  |  提交时间：2021/12/01
Neural networks  Hardware  System-on-chip  Task analysis  Feature extraction  Memory management  Graph neural network  accelerator architecture  hardware acceleration  
A High-Speed Low-Cost VLSI System Capable of On-Chip Online Learning for Dynamic Vision Sensor Data Classification 期刊论文
SENSORS, 2020, 卷号: 20, 期号: 17, 页码: 18
作者:  He, Wei;  Huang, Jinguo;  Wang, Tengxiao;  Lin, Yingcheng;  He, Junxian;  Zhou, Xichuan;  Li, Ping;  Wang, Ying;  Wu, Nanjian;  Shi, Cong
收藏  |  浏览/下载：55/0  |  提交时间：2020/12/10
address-event representation (AER)  Random Ferns  object classification  neuromorphic hardware  online learning  on-chip learning  
Bulkyflip: A NAND-SPIN-Based Last-Level Cache With Bandwidth-Oriented Write Management Policy 期刊论文
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2020, 卷号: 67, 期号: 1, 页码: 108-120
作者:  Wu, Bi;  Dai, Pengcheng;  Wang, Zhaohao;  Wang, Chao;  Wang, Ying;  Yang, Jianlei;  Cheng, Yuanqing;  Liu, Dijun;  Zhang, Youguang;  Zhao, Weisheng;  Hu, Xiaobo Sharon
收藏  |  浏览/下载：49/0  |  提交时间：2020/12/10
NAND-SPIN  spin orbit torque (SOT) MRAM  last level cache  write throughput  high performance  
Power-Utility-Driven Write Management for MLC PCM 期刊论文
ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, 2017, 卷号: 13, 期号: 3, 页码: 22
作者:  Li, Bing;  Hu, Yu;  Wang, Ying;  Ye, Jing;  Li, Xiaowei
收藏  |  浏览/下载：54/0  |  提交时间：2019/12/12
Phase change memory  multi-level  main memory  power  write management  optimization  
PSI Conscious Write Scheduling: Architectural Support for Reliable Power Delivery in 3-D Die-Stacked PCM 期刊论文
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2016, 卷号: 24, 期号: 5, 页码: 1613-1625
作者:  Wang, Ying;  Han, Yinhe;  Li, Huawei;  Zhang, Lei;  Cheng, Yuanqing;  Li, Xiaowei
收藏  |  浏览/下载：53/0  |  提交时间：2019/12/13
3-D integration  IR-drop  phase-change memory (PCM)  through-silicon-via (TSV)  write throughput