CSpace

浏览/检索结果: 共14条,第1-10条 帮助

限定条件    
已选(0)清除 条数/页:   排序方式:
Mortar-FP8: Morphing the Existing FP32 Infrastructure for High-Performance Deep Learning Acceleration 期刊论文
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2024, 卷号: 43, 期号: 3, 页码: 878-891
作者:  Li, Hongyan;  Lu, Hang;  Li, Xiaowei
收藏  |  浏览/下载:2/0  |  提交时间:2024/05/20
Deep learning accelerator  deep neural network (DNN)  fp8 format  
Real-Time Robust Video Object Detection System Against Physical-World Adversarial Attacks 期刊论文
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2024, 卷号: 43, 期号: 1, 页码: 366-379
作者:  Han, Husheng;  Hu, Xing;  Hao, Yifan;  Xu, Kaidi;  Dang, Pucheng;  Wang, Ying;  Zhao, Yongwei;  Du, Zidong;  Guo, Qi;  Wang, Yanzhi;  Zhang, Xishan;  Chen, Tianshi
收藏  |  浏览/下载:3/0  |  提交时间:2024/05/20
Object detection  Streaming media  Optical flow  Feature extraction  Real-time systems  Task analysis  Detectors  Adversarial patch attack  deep learning security  domain-specific accelerator  hardware/software co-design  real time  
A Coordinated Model Pruning and Mapping Framework for RRAM-Based DNN Accelerators 期刊论文
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2023, 卷号: 42, 期号: 7, 页码: 2364-2376
作者:  Qu, Songyun;  Li, Bing;  Zhao, Shixin;  Zhang, Lei;  Wang, Ying
收藏  |  浏览/下载:7/0  |  提交时间:2023/12/04
AutoML  bit-pruning  deep neural networks (DNNs)  resistive random access memory (RRAM)  
HyCA: A Hybrid Computing Architecture for Fault-Tolerant Deep Learning 期刊论文
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2022, 卷号: 41, 期号: 10, 页码: 3400-3413
作者:  Liu, Cheng;  Chu, Cheng;  Xu, Dawen;  Wang, Ying;  Wang, Qianlong;  Li, Huawei;  Li, Xiaowei;  Cheng, Kwang-Ting
收藏  |  浏览/下载:25/0  |  提交时间:2022/12/07
Circuit faults  Computational modeling  Deep learning  Hardware  Redundancy  Neural networks  Computer architecture  Deep learning accelerator (DLA)  fault detection  fault tolerance  hybrid computing architecture (HyCA)  
An Efficient Deep Learning Accelerator Architecture for Compressed Video Analysis 期刊论文
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2022, 卷号: 41, 期号: 9, 页码: 2808-2820
作者:  Wang, Yongchen;  Wang, Ying;  Li, Huawei;  Li, Xiaowei
收藏  |  浏览/下载:31/0  |  提交时间:2022/12/07
Streaming media  Neural networks  Image coding  Decoding  Metadata  Deep learning  Hardware  Neural network acceleration  specialized accelerator  video analysis  
A Fast Precision Tuning Solution for Always-On DNN Accelerators 期刊论文
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2022, 卷号: 41, 期号: 5, 页码: 1236-1248
作者:  Wang, Ying;  He, Yintao;  Cheng, Long;  Li, Huawei;  Li, Xiaowei
收藏  |  浏览/下载:25/0  |  提交时间:2022/12/07
Computer architecture  Neural networks  Computational modeling  Approximate computing  Tuning  Switches  Microprocessors  Always-on  CNN  computing-in-memory (CiM)  resistive RAM  
Rubik: A Hierarchical Architecture for Efficient Graph Neural Network Training 期刊论文
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2022, 卷号: 41, 期号: 4, 页码: 936-949
作者:  Chen, Xiaobing;  Wang, Yuke;  Xie, Xinfeng;  Hu, Xing;  Basak, Abanti;  Liang, Ling;  Yan, Mingyu;  Deng, Lei;  Ding, Yufei;  Du, Zidong;  Xie, Yuan
收藏  |  浏览/下载:21/0  |  提交时间:2022/12/07
Deep learning accelerator  graph neural network (GNN)  
Practical Attacks on Deep Neural Networks by Memory Trojaning 期刊论文
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2021, 卷号: 40, 期号: 6, 页码: 1230-1243
作者:  Hu, Xing;  Zhao, Yang;  Deng, Lei;  Liang, Ling;  Zuo, Pengfei;  Ye, Jing;  Lin, Yingyan;  Xie, Yuan
收藏  |  浏览/下载:35/0  |  提交时间:2021/12/01
Trojan horses  Hardware  Integrated circuit modeling  Computational modeling  Security  Payloads  Convolutional neural networks (CNNs)  deep learning accelerator  deep learning attack  hardware Trojan  
Toward Efficient Execution of Mainstream Deep Learning Frameworks on Mobile Devices: Architectural Implications 期刊论文
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2021, 卷号: 40, 期号: 3, 页码: 453-466
作者:  Dai, Yuting;  Zhang, Rui;  Xue, Rui;  Liu, Benyong;  Li, Tao
收藏  |  浏览/下载:41/0  |  提交时间:2021/12/01
Deep learning  Mobile handsets  Performance evaluation  Mobile applications  Computational modeling  Quantization (signal)  Central Processing Unit  CPU usage  deep learning (DL)  energy efficiency  microarchitecture  mobile phone  network compression  thermal characterization  
Fusion-Catalyzed Pruning for Optimizing Deep Learning on Intelligent Edge Devices 期刊论文
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2020, 卷号: 39, 期号: 11, 页码: 3614-3626
作者:  Li, Guangli;  Ma, Xiu;  Wang, Xueying;  Liu, Lei;  Xue, Jingling;  Feng, Xiaobing
收藏  |  浏览/下载:47/0  |  提交时间:2021/12/01
Deep learning system  edge intelligence  model compression and acceleration  neural networks