中文版 | English

在结果中检索

CSpace

浏览/检索结果: 共10条，第1-10条 帮助

限定条件                
已选(0)清除 条数/页：   排序方式：
JANM-IK: Jacobian Argumented Nelder-Mead Algorithm for Inverse Kinematics and its Hardware Acceleration 期刊论文
IEEE COMPUTER ARCHITECTURE LETTERS, 2024, 卷号: 23, 期号: 1, 页码: 45-48
作者:  Yang, Yuxin;  Chen, Xiaoming;  Han, Yinhe
收藏  |  浏览/下载：2/0  |  提交时间：2024/05/20
Robotics  inverse kinematics  Jacobian  nelder-mead  software-hardware co-design  accelerator  
Dadu-SV: Accelerate Stereo Vision Processing on NPU 期刊论文
IEEE EMBEDDED SYSTEMS LETTERS, 2022, 卷号: 14, 期号: 4, 页码: 191-194
作者:  Min, Feng;  Wang, Ying;  Xu, Haobo;  Huang, Junpei;  Wang, Yujie;  Zou, Xingqi;  Lu, Meixuan;  Han, Yinhe
收藏  |  浏览/下载：14/0  |  提交时间：2023/07/12
Hardware acceleration  neural computing  neural processing unit (NPU)  semiglobal matching (SGM)  stereo vision  
Reconfiguration algorithms for synchronous communication on switch based degradable arrays 期刊论文
PARALLEL COMPUTING, 2022, 卷号: 111, 页码: 10
作者:  Wu, Yalan;  Wu, Jigang;  Liu, Peng;  Han, Yinhe;  Srikanthan, Thambipillai
收藏  |  浏览/下载：22/0  |  提交时间：2022/12/07
Mesh-connected processor array  Reconfiguration algorithm  Fault-tolerance  Synchronous communication  
Design and Analysis of Energy-Efficient Dynamic Range Approximate Logarithmic Multipliers for Machine Learning 期刊论文
IEEE TRANSACTIONS ON SUSTAINABLE COMPUTING, 2021, 卷号: 6, 期号: 4, 页码: 612-625
作者:  Yin, Peipei;  Wang, Chenghua;  Waris, Haroon;  Liu, Weiqiang;  Han, Yinhe;  Lombardi, Fabrizio
收藏  |  浏览/下载：27/0  |  提交时间：2022/06/21
Adders  Dynamic range  Machine learning  Handwriting recognition  Power demand  Approximate computing  Heuristic algorithms  Approximate computing  logarithmic multiplier  operand truncation  low power  
Swallow: A Versatile Accelerator for Sparse Neural Networks 期刊论文
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2020, 卷号: 39, 期号: 12, 页码: 4881-4893
作者:  Liu, Bosheng;  Chen, Xiaoming;  Han, Yinhe;  Xu, Haobo
收藏  |  浏览/下载：28/0  |  提交时间：2021/12/01
Accelerator  convolutional (Conv) layers  fully connected (FC) layers  sparse neural networks (SNNs)  
Architecting Effectual Computation for Machine Learning Accelerators 期刊论文
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2020, 卷号: 39, 期号: 10, 页码: 2654-2667
作者:  Lu, Hang;  Zhang, Mingzhe;  Han, Yinhe;  Wang, Qi;  Li, Huawei;  Li, Xiaowei
收藏  |  浏览/下载：89/0  |  提交时间：2020/12/10
Computational modeling  Throughput  Adders  Machine learning  Acceleration  Kernel  Computational efficiency  Accelerator architectures  neural network hardware  multiplying circuits  
EcoUp: Towards Economical Datacenter Upgrading 期刊论文
IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2016, 卷号: 27, 期号: 7, 页码: 1968-1981
作者:  Yan, Guihai;  Ma, Jun;  Han, Yinhe;  Li, Xiaowei
收藏  |  浏览/下载：61/0  |  提交时间：2019/12/13
Datacenter upgrading  cost efficiency  performance prediction  recommender systems  collaborative filtering  
PSI Conscious Write Scheduling: Architectural Support for Reliable Power Delivery in 3-D Die-Stacked PCM 期刊论文
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2016, 卷号: 24, 期号: 5, 页码: 1613-1625
作者:  Wang, Ying;  Han, Yinhe;  Li, Huawei;  Zhang, Lei;  Cheng, Yuanqing;  Li, Xiaowei
收藏  |  浏览/下载：53/0  |  提交时间：2019/12/13
3-D integration  IR-drop  phase-change memory (PCM)  through-silicon-via (TSV)  write throughput  
A New Multiple-Round Dimension-Order Routing for Networks-on-Chip 期刊论文
IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2011, 卷号: E94D, 期号: 4, 页码: 809-821
作者:  Fu, Binzhang;  Han, Yinhe;  Li, Huawei;  Li, Xiaowei
收藏  |  浏览/下载：70/0  |  提交时间：2019/12/16
network-on-chip (NoC)  fault-tolerant routing  multiple round dimension-order routing  turn model  
MicroFix: Using Timing Interpolation and Delay Sensors for Power Reduction 期刊论文
ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2011, 卷号: 16, 期号: 2, 页码: 21
作者:  Yan, Guihai;  Han, Yinhe;  Liu, Hui;  Liang, Xiaoyao;  Li, Xiaowei
收藏  |  浏览/下载：65/0  |  提交时间：2019/12/16
Design  Performance  Reliability  Power reduction  fine-grained adaptability  DVFS  timing interpolation  delay sensor