CSpace

浏览/检索结果: 共4条,第1-4条 帮助

限定条件                        
已选(0)清除 条数/页:   排序方式:
A Framework for Neural Network Architecture and Compile Co-optimization 期刊论文
ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2023, 卷号: 22, 期号: 1, 页码: 24
作者:  Chen, Weiwei;  Wang, Ying;  Xu, Ying;  Gao, Chengsi;  Liu, Cheng;  Zhang, Lei
收藏  |  浏览/下载:13/0  |  提交时间:2023/07/12
DNN-scheduling Co-design  hardware-aware neural architecture search  compiler optimization  
Amphis: Managing Reconfigurable Processor Architectures With Generative Adversarial Learning 期刊论文
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2022, 卷号: 41, 期号: 11, 页码: 3993-4003
作者:  Chen, Weiwei;  Wang, Ying;  Xu, Ying;  Gao, Chengsi;  Han, Yinhe;  Zhang, Lei
收藏  |  浏览/下载:14/0  |  提交时间:2023/07/12
Resource management  Predictive models  Runtime  Generators  Generative adversarial networks  Computational modeling  Training  Design space exploration  generative adversarial network (GAN)  reconfigurable processor  
Processor Design Space Exploration via Statistical Sampling and Semi-Supervised Ensemble Learning 期刊论文
IEEE ACCESS, 2018, 卷号: 6, 页码: 25495-25505
作者:  Li, Dandan;  Yao, Shuzhen;  Wang, Ying
收藏  |  浏览/下载:46/0  |  提交时间:2019/12/10
Design space exploration  Latin hypercube sampling  adaboost  microprocessor design  
VANUCA: Enabling Near-Threshold Voltage Operation in Large-Capacity Cache 期刊论文
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2016, 卷号: 24, 期号: 3, 页码: 858-870
作者:  Wang, Ying;  Han, Yinhe;  Li, Huawei;  Li, Xiaowei
收藏  |  浏览/下载:35/0  |  提交时间:2019/12/13
Cache design  fault tolerant  multi-V-dd  near-threshold voltage (NTV)  nonuniform cache access (NUCA)