中文版 | English

在结果中检索

CSpace

浏览/检索结果: 共5条，第1-5条 帮助

限定条件        
已选(0)清除 条数/页：   排序方式：
Multi-Node Acceleration for Large-Scale GCNs 期刊论文
IEEE TRANSACTIONS ON COMPUTERS, 2022, 卷号: 71, 期号: 12, 页码: 3140-3152
作者:  Sun, Gongjian;  Yan, Mingyu;  Wang, Duo;  Li, Han;  Li, Wenming;  Ye, Xiaochun;  Fan, Dongrui;  Xie, Yuan
收藏  |  浏览/下载：26/0  |  提交时间：2023/07/12
Deep learning  graph neural network  hardware accelerator  multi-node system  communication optimization  
JBNN: A Hardware Design for Binarized Neural Networks Using Single-Flux-Quantum Circuits 期刊论文
IEEE TRANSACTIONS ON COMPUTERS, 2022, 卷号: 71, 期号: 12, 页码: 3203-3214
作者:  Fu, Rongliang;  Huang, Junying;  Wu, Haibin;  Ye, Xiaochun;  Fan, Dongrui;  Ho, Tsung-Yi
收藏  |  浏览/下载：15/0  |  提交时间：2023/07/12
Superconducting  single-flux-quantum  accelerator  binarized neural network  
Hardware Acceleration for GCNs via Bidirectional Fusion 期刊论文
IEEE COMPUTER ARCHITECTURE LETTERS, 2021, 卷号: 20, 期号: 1, 页码: 4
作者:  Li, Han;  Yan, Mingyu;  Yang, Xiaocheng;  Deng, Lei;  Li, Wenming;  Ye, Xiaochun;  Fan, Dongrui;  Xie, Yuan
收藏  |  浏览/下载：36/0  |  提交时间：2021/12/01
Random access memory  Computational modeling  Analytical models  Hardware  Engines  Computer architecture  Transforms  Graph convolutional neural networks  hardware accelerator  bidirectional execution  inter-phase fusion  
Design of an 8-bit Bit-Parallel RSFQ Microprocessor 期刊论文
IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2020, 卷号: 30, 期号: 7, 页码: 6
作者:  Qu, Pei-Yao;  Tang, Guang-Ming;  Yang, Jia-Hong;  Ye, Xiao-Chun;  Fan, Dong-Rui;  Zhang, Zhi-Min;  Sun, Ning-Hui
收藏  |  浏览/下载：29/0  |  提交时间：2021/12/01
Digital circuit  rapid single-flux-quantum (RSFQ)  superconducting microprocessor  
PIM-WEAVER: A High Energy-efficient, General-purpose Acceleration Architecture for String Operations in Big Data Processing 期刊论文
SUSTAINABLE COMPUTING-INFORMATICS & SYSTEMS, 2019, 卷号: 21, 页码: 129-142
作者:  Li, Wenming;  Ye, Xiaochun;  Wang, Da;  Zhang, Hao;  Tang, Zhimin;  Fan, Dongrui;  Sun, Ninghui
收藏  |  浏览/下载：134/0  |  提交时间：2019/08/16
PIM  String operations  Acceleration architecture  Big data  HMC