CSpace

浏览/检索结果: 共2条,第1-2条 帮助

限定条件    
已选(0)清除 条数/页:   排序方式:
EDOA: an efficient delay optimization approach for mixed-polarity Reed-Muller logic circuits under the unit delay model 期刊论文
FRONTIERS OF COMPUTER SCIENCE, 2019, 卷号: 13, 期号: 5, 页码: 1102-1115
作者:  He, Zhenxue;  Xiao, Limin;  Gu, Fei;  Ruan, Li;  Huo, Zhisheng;  Li, Mingzhe;  Zhu, Mingfa;  Zhang, Longbing;  Liu, Rui;  Wang, Xiang
收藏  |  浏览/下载:262/0  |  提交时间:2019/08/16
delay optimization  mixed-polarity Reed-Muller logic circuits  unit delay model  don't-care terms  Huffman tree construction algorithm  
A reconfigurable 4-GS/s power-efficient floating-point FFT processor design and implementation based on single-sided binary-tree decomposition 期刊论文
INTEGRATION-THE VLSI JOURNAL, 2019, 卷号: 66, 页码: 164-172
作者:  Wei, Xing;  Yang, Haigang;  Li, Wei;  Huang, Zhihong;  Yin, Tao;  Yu, Le
收藏  |  浏览/下载:85/0  |  提交时间:2019/08/16
Floating-point  Fast fourier transform (FFT)  Mixed-radix  Multi-path delay feedback (MDF)  Binary-tree decomposition  Twiddle factor  Fused FP arithmetic unit