中国科学院计算技术研究所机构知识库

浏览/检索结果: 共6条，第1-6条

帮助

限定条件	作者：Liu, Cheng分Liu, Cheng

已选(0)清除 条数/页：5101520253035404550556065707580859095100   排序方式：请选择期刊影响因子升序期刊影响因子降序发表日期升序发表日期降序提交时间升序提交时间降序作者升序作者降序WOS被引频次升序WOS被引频次降序题名升序题名降序
	Accelerating Deformable Convolution Networks with Dynamic and Irregular Memory Accesses 期刊论文 ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2023, 卷号: 28, 期号: 4, 页码: 23 作者:  Chu, Cheng;  Liu, Cheng;  Xu, Dawen;  Wang, Ying;  Luo, Tao;  Li, Huawei;  Li, Xiaowei 收藏  |  浏览/下载：7/0  |  提交时间：2023/12/04 Deformable convolution network  neural network accelerator  irregular memory access  runtime tile scheduling
	HyCA: A Hybrid Computing Architecture for Fault-Tolerant Deep Learning 期刊论文 IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2022, 卷号: 41, 期号: 10, 页码: 3400-3413 作者:  Liu, Cheng;  Chu, Cheng;  Xu, Dawen;  Wang, Ying;  Wang, Qianlong;  Li, Huawei;  Li, Xiaowei;  Cheng, Kwang-Ting 收藏  |  浏览/下载：26/0  |  提交时间：2022/12/07 Circuit faults  Computational modeling  Deep learning  Hardware  Redundancy  Neural networks  Computer architecture  Deep learning accelerator (DLA)  fault detection  fault tolerance  hybrid computing architecture (HyCA)
	Hardware-software co-exploration with racetrack memory based in-memory computing for CNN inference in embedded systems 期刊论文 JOURNAL OF SYSTEMS ARCHITECTURE, 2022, 卷号: 128, 页码: 20 作者:  Choong, Benjamin Chen Ming;  Luo, Tao;  Liu, Cheng;  He, Bingsheng;  Zhang, Wei;  Zhou, Joey Tianyi 收藏  |  浏览/下载：19/0  |  提交时间：2022/12/07 Artificial intelligence  Hardware-software co-design  Deep learning  Embedded systems  Emerging memory
	EnGN: A High-Throughput and Energy-Efficient Accelerator for Large Graph Neural Networks 期刊论文 IEEE TRANSACTIONS ON COMPUTERS, 2021, 卷号: 70, 期号: 9, 页码: 1511-1525 作者:  Liang, Shengwen;  Wang, Ying;  Liu, Cheng;  He, Lei;  Li, Huawei;  Xu, Dawen;  Li, Xiaowei 收藏  |  浏览/下载：38/0  |  提交时间：2021/12/01 Neural networks  Hardware  System-on-chip  Task analysis  Feature extraction  Memory management  Graph neural network  accelerator architecture  hardware acceleration
	Reliability Evaluation and Analysis of FPGA-Based Neural Network Acceleration System 期刊论文 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2021, 卷号: 29, 期号: 3, 页码: 472-484 作者:  Xu, Dawen;  Zhu, Ziyang;  Liu, Cheng;  Wang, Ying;  Zhao, Shuang;  Zhang, Lei;  Liang, Huaguo;  Li, Huawei;  Cheng, Kwang-Ting 收藏  |  浏览/下载：38/0  |  提交时间：2021/12/01 Neural networks  Circuit faults  Hardware  Acceleration  Reliability  Analytical models  Computational modeling  Integrated circuit reliability  reliability
	A Survey on Graph Processing Accelerators: Challenges and Opportunities 期刊论文 JOURNAL OF COMPUTER SCIENCE AND TECHNOLOGY, 2019, 卷号: 34, 期号: 2, 页码: 339-371 作者:  Gui, Chuang-Yi;  Zheng, Long;  He, Bingsheng;  Liu, Cheng;  Chen, Xin-Yu;  Liao, Xiao-Fei;  Jin, Hai 收藏  |  浏览/下载：87/0  |  提交时间：2019/08/16 graph processing accelerator  domain-specific architecture  performance  energy efficiency