中文版 | English

在结果中检索

CSpace

浏览/检索结果: 共8条，第1-8条 帮助

限定条件        
已选(0)清除 条数/页：   排序方式：
PDG: A Prefetcher for Dynamic Graph Updating 期刊论文
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2024, 卷号: 43, 期号: 4, 页码: 1246-1259
作者:  Zhang, Xinmiao;  Liu, Cheng;  Ni, Jiacheng;  Cheng, Yuanqing;  Zhang, Lei;  Li, Huawei;  Li, Xiaowei
收藏  |  浏览/下载：3/0  |  提交时间：2024/05/20
Prefetching  Arrays  Optimization  Runtime  Heuristic algorithms  Computers  Monitoring  Computer architecture  data prefetching  memory system  
Portrait: A holistic computation and bandwidth balanced performance evaluation model for heterogeneous systems 期刊论文
SUSTAINABLE COMPUTING-INFORMATICS & SYSTEMS, 2022, 卷号: 35, 页码: 8
作者:  Wu, Jingya;  Lu, Wenyan;  Yan, Guihai;  Li, Xiaowei
收藏  |  浏览/下载：27/0  |  提交时间：2022/12/07
Accelerators  Heterogeneous systems  Bandwidth contention  Hardware hazard  PCIe  
Saving Energy of RRAM-Based Neural Accelerator Through State-Aware Computing 期刊论文
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2022, 卷号: 41, 期号: 7, 页码: 2115-2127
作者:  He, Yintao;  Wang, Ying;  Li, Huawei;  Li, Xiaowei
收藏  |  浏览/下载：28/0  |  提交时间：2022/12/07
Computer architecture  Microprocessors  Resistance  Power demand  Training  Biological neural networks  Optimization  Low power (LP)  neural networks  processing-in-memory  resistive random-access memory (RRAM)  
Going Cooler With Timing-Constrained TeSHoP: A Temperature Sensing-Based Hotspot-Driven Placement Technique for FPGAs 期刊论文
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2017, 卷号: 25, 期号: 9, 页码: 2525-2537
作者:  Lu, Weina;  Hu, Yu;  Ye, Jing;  Li, Xiaowei
收藏  |  浏览/下载：39/0  |  提交时间：2019/12/12
Computer-aided design flow  field-programmable gate arrays (FPGAs)  hotspot optimization  performance  
Retention-Aware DRAM Assembly and Repair for Future FGR Memories 期刊论文
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2017, 卷号: 36, 期号: 5, 页码: 705-718
作者:  Wang, Ying;  Han, Yin-He;  Wang, Cheng;  Li, Huawei;  Li, Xiaowei
收藏  |  浏览/下载：39/0  |  提交时间：2019/12/12
DDR  dynamic random-access memory (DRAM)  memory  refresh  
Power-Utility-Driven Write Management for MLC PCM 期刊论文
ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, 2017, 卷号: 13, 期号: 3, 页码: 22
作者:  Li, Bing;  Hu, Yu;  Wang, Ying;  Ye, Jing;  Li, Xiaowei
收藏  |  浏览/下载：54/0  |  提交时间：2019/12/12
Phase change memory  multi-level  main memory  power  write management  optimization  
Capture-power-aware test data compression using selective encoding 期刊论文
INTEGRATION-THE VLSI JOURNAL, 2011, 卷号: 44, 期号: 3, 页码: 205-216
作者:  Li, Jia;  Liu, Xiao;  Zhang, Yubin;  Hu, Yu;  Li, Xiaowei;  Xu, Qiang
收藏  |  浏览/下载：69/0  |  提交时间：2019/12/16
Test compression  Low-power testing  Scan-based testing  
Statistical lifetime reliability optimization considering joint effect of process variation and aging 期刊论文
INTEGRATION-THE VLSI JOURNAL, 2011, 卷号: 44, 期号: 3, 页码: 185-191
作者:  Jin, Song;  Han, Yinhe;  Li, Huawei;  Li, Xiaowei
收藏  |  浏览/下载：67/0  |  提交时间：2019/12/16
Lifetime reliability  Process variation  NBTI  Duty cycle  Gate sizing