CSpace

浏览/检索结果: 共61条,第1-10条 帮助

已选(0)清除 条数/页:   排序方式:
Crypto-DSEDA: A Domain-Specific EDA Flow for CiM-Based Cryptographic Accelerators 期刊论文
IEEE DESIGN & TEST, 2024, 卷号: 41, 期号: 5, 页码: 46-54
作者:  Liu, Rui;  Li, Zerun;  Zhang, Xiaoyu;  Li, Wanqian;  Shen, Libo;  Tang, Rui;  Luo, Zhejian;  Chen, Xiaoming;  Han, Yinhe;  Tang, Minghua
收藏  |  浏览/下载:1/0  |  提交时间:2024/12/06
Computer architecture  Cryptography  Optimization  Table lookup  Hardware acceleration  Resource management  Space exploration  Computing-in-memory  electronic design automation  cryptographic algorithm  automatic generation  
On Modeling and Detecting Trojans in Instruction Sets 期刊论文
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2024, 卷号: 43, 期号: 10, 页码: 3226-3239
作者:  Zhang, Ying;  He, Aodi;  Li, Jiaying;  Rezine, Ahmed;  Peng, Zebo;  Larsson, Erik;  Yang, Tao;  Jiang, Jianhui;  Li, Huawei
收藏  |  浏览/下载:1/0  |  提交时间:2024/12/06
Trojan horses  Security  Program processors  Companies  Inspection  Hardware security  Reverse engineering  Deep test for security  hidden instruction Trojan (HIT)  unbounded model checking (UMC)  VLSI test  
Asynchronous Memory Access Unit: Exploiting Massive Parallelism for Far Memory Access 期刊论文
ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION, 2024, 卷号: 21, 期号: 3, 页码: 28
作者:  Wang, Luming;  Zhang, Xu;  Wang, Songyue;  Jiang, Zhuolun;  Lu, Tianyue;  Chen, Mingyu;  Luo, Siwei;  Hijang, Keji
收藏  |  浏览/下载:1/0  |  提交时间:2024/12/06
CCS Concepts:  Computer systems organization  Parallel architectures  Hardware  Memory  
A Task-Adaptive In-Situ ReRAM Computing for Graph Convolutional Networks 期刊论文
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2024, 卷号: 43, 期号: 9, 页码: 2635-2646
作者:  He, Yintao;  Li, Bing;  Wang, Ying;  Liu, Cheng;  Li, Huawei;  Li, Xiaowei
收藏  |  浏览/下载:2/0  |  提交时间:2024/12/06
Task analysis  Sparse matrices  Convolution  Convolutional neural networks  Design automation  Neural networks  Integrated circuits  Graph convolutional network  hardware acceleration  processing-in-memory  
DPU-Direct: Unleashing Remote Accelerators via Enhanced RDMA for Disaggregated Datacenters 期刊论文
IEEE TRANSACTIONS ON COMPUTERS, 2024, 卷号: 73, 期号: 8, 页码: 2081-2095
作者:  Liao, Yunkun;  Wu, Jingya;  Lu, Wenyan;  Li, Xiaowei;  Yan, Guihai
收藏  |  浏览/下载:1/0  |  提交时间:2024/12/06
Central Processing Unit  Engines  Jitter  Computers  Pipelines  Programming  Encryption  Disaggregated datacenter  SmartNIC  RDMA  hardware accelerator  
HiHGNN: Accelerating HGNNs Through Parallelism and Data Reusability Exploitation 期刊论文
IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2024, 卷号: 35, 期号: 7, 页码: 1122-1138
作者:  Xue, Runzhen;  Han, Dengke;  Yan, Mingyu;  Zou, Mo;  Yang, Xiaocheng;  Wang, Duo;  Li, Wenming;  Tang, Zhimin;  Kim, John;  Ye, Xiaochun;  Fan, Dongrui
收藏  |  浏览/下载:1/0  |  提交时间:2024/12/06
Semantics  Parallel processing  Graph neural networks  Vectors  Graphics processing units  Fuses  Hardware  GNN  GNN accelerator  graph neural network  HGNN  HGNN accelerator  heterogeneous graph neural network  
Tyche: An Efficient and General Prefetcher for Indirect Memory Accesses 期刊论文
ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION, 2024, 卷号: 21, 期号: 2, 页码: 26
作者:  Xue, Feng;  Han, Chenji;  Li, Xinyu;  Wu, Junliang;  Zhang, Tingting;  Liu, Tianyi;  Hao, Yifan;  Du, Zidong;  Guo, Qi;  Zhang, Fuxin
收藏  |  浏览/下载:2/0  |  提交时间:2024/12/06
Data prefetching  hardware prefetching  indirect memory accesses  microarchitecture  
An Energy-Efficient In-Memory Accelerator for Graph Construction and Updating 期刊论文
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2024, 卷号: 43, 期号: 6, 页码: 1781-1793
作者:  Chen, Mingkai;  Liu, Cheng;  Liang, Shengwen;  He, Lei;  Wang, Ying;  Zhang, Lei;  Li, Huawei;  Li, Xiaowei
收藏  |  浏览/下载:2/0  |  提交时间:2024/12/06
Memory management  Buildings  Bandwidth  Hardware  Social networking (online)  Energy efficiency  Parallel processing  Graph construction  graph updating  near-data processing  nearest neighbors  power gating  stacked memory  
General Purpose Deep Learning Accelerator Based on Bit Interleaving 期刊论文
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2024, 卷号: 43, 期号: 5, 页码: 1470-1483
作者:  Chang, Liang;  Lu, Hang;  Li, Chenglong;  Zhao, Xin;  Hu, Zhicheng;  Zhou, Jun;  Li, Xiaowei
收藏  |  浏览/下载:4/0  |  提交时间:2024/12/06
Synchronization  Parallel processing  Computational modeling  Training  Pragmatics  Power demand  Hardware acceleration  Accelerator  bit-level sparsity  deep neural network (DNN)  
MRFI: An Open-Source Multiresolution Fault Injection Framework for Neural Network Processing 期刊论文
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2024, 页码: 11
作者:  Huang, Haitong;  Liu, Cheng;  Xue, Xinghua;  Liu, Bo;  Li, Huawei;  Li, Xiaowei
收藏  |  浏览/下载:13/0  |  提交时间:2024/05/20
Biological neural networks  Hardware  Reliability  Computational modeling  Neural networks  Fault tolerant systems  Fault tolerance  Fault evaluation  fault injection  fault simulation  multiresolution  neural network reliability