×
验证码:
换一张
忘记密码?
记住我
×
登录
中文版
|
English
中国科学院计算技术研究所机构知识库
Institute of Computing Technology, Chinese Academy IR
登录
注册
ALL
ORCID
题名
作者
学科领域
关键词
文献类型
出处
收录类别
出版者
发表日期
存缴日期
资助项目
学科门类
学习讨论厅
图片搜索
粘贴图片网址
首页
研究单元&专题
作者
文献类型
学科分类
知识图谱
新闻&公告
在结果中检索
研究单元&专题
中国科学院计算技术... [84]
作者
Li, Xiaow... [19]
Wang, Yin... [16]
Li, Huawe... [14]
Chen, Xia... [12]
Han, Yinh... [11]
Liu, Chen... [10]
更多...
文献类型
期刊论文 [84]
发表日期
2026 [1]
2025 [18]
2024 [16]
2023 [10]
2022 [10]
2021 [7]
更多...
语种
英语 [84]
出处
IEEE TRAN... [23]
IEEE TRANS... [9]
IEEE TRANS... [5]
IEEE COMPU... [4]
JOURNAL OF... [4]
ACM TRANSA... [3]
更多...
资助项目
Youth Inn... [10]
National N... [7]
National N... [5]
National N... [5]
CAS Projec... [4]
National K... [4]
更多...
收录类别
SCI [83]
资助机构
×
知识图谱
CSpace
开始提交
已提交作品
待认领作品
已认领作品
未提交全文
收藏管理
QQ客服
官方微博
反馈留言
浏览/检索结果:
共84条,第1-10条
帮助
已选(
0
)
清除
条数/页:
5
10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100
排序方式:
请选择
期刊影响因子升序
期刊影响因子降序
提交时间升序
提交时间降序
发表日期升序
发表日期降序
题名升序
题名降序
作者升序
作者降序
WOS被引频次升序
WOS被引频次降序
Online detection of hardware Trojan enabled packet tampering attack on network-on-chip: A Bayesian approach
期刊论文
INTEGRATION-THE VLSI JOURNAL, 2026, 卷号: 106, 页码: 15
作者:
Wang, Xiaohang
;
Cao, Ge
;
Zhao, Yiming
;
Jiang, Yingtao
;
Singh, Amit Kumar
;
Yang, Mei
;
Wang, Liang
;
Han, Yinhe
;
Guo, Fen
收藏
  |  
浏览/下载:4/0
  |  
提交时间:2025/12/03
Networks-on-chip
Online detection of hardware Trojan
Solutions and challenges in AI-based pest and disease recognition
期刊论文
COMPUTERS AND ELECTRONICS IN AGRICULTURE, 2025, 卷号: 238, 页码: 22
作者:
Liu, Xinda
;
Zhang, Qinyu
;
Min, Weiqing
;
Geng, Guohua
;
Jiang, Shuqiang
收藏
  |  
浏览/下载:4/0
  |  
提交时间:2025/12/03
Agricultural practices
Crop diseases and pets
Deep learning
Few-shot learning
Network architectures
Lightweight models
Hardware
SaaP: Rearchitect SoC-as-a-Processor to Orchestrate Hardware Heterogeneity
期刊论文
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2025, 卷号: 44, 期号: 10, 页码: 3962-3975
作者:
Jin, Pengwei
;
Fan, Zhe
;
Zhao, Yongwei
;
Du, Zidong
;
Guo, Hongrui
;
Nan, Ziyuan
;
Hao, Yifan
;
Li, Chongxiao
;
Ma, Tianyun
;
Zhang, Zhenxing
;
Li, Xiaqing
;
Li, Wei
;
Hu, Xing
;
Guo, Qi
;
Xu, Zhiwei
;
Chen, Tianshi
收藏
  |  
浏览/下载:5/0
  |  
提交时间:2025/12/03
IP networks
Hardware
Graphics processing units
Central Processing Unit
Programming
Software
Pipelines
System-on-chip
Process control
Neural networks
Hardware heterogeneity
system architectures
System-on-Chip (SoC)
OpenLS-DGF: An Adaptive Open-Source Dataset Generation Framework for Machine-Learning Tasks in Logic Synthesis
期刊论文
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2025, 卷号: 44, 期号: 10, 页码: 3830-3843
作者:
Ni, Liwei
;
Wang, Rui
;
Liu, Miao
;
Meng, Xingyu
;
Lin, Xiaoze
;
Liu, Junfeng
;
Luo, Guojie
;
Chu, Zhufei
;
Qian, Weikang
;
Yang, Xiaoyan
;
Xie, Biwei
;
Li, Xingquan
;
Li, Huawei
收藏
  |  
浏览/下载:4/0
  |  
提交时间:2025/12/03
Logic
Logic gates
Delays
Optimization
Machine learning
Hardware design languages
Boolean functions
Computer science
Benchmark testing
Wire
Adaptive
application
dataset
logic synthesis
machine learning (ML)
In-Situ NAS: A Plug-and-Search Neural Architecture Search Framework Across Hardware Platforms
期刊论文
IEEE TRANSACTIONS ON COMPUTERS, 2025, 卷号: 74, 期号: 9, 页码: 2856-2869
作者:
Lv, Hao
;
Zhang, Lei
;
Wang, Ying
收藏
  |  
浏览/下载:4/0
  |  
提交时间:2025/12/03
Neural architecture search
deep learning
optimization
hardware-aware
AutoML
performance evaluation
Neural architecture search
deep learning
optimization
hardware-aware
AutoML
performance evaluation
SiHGNN: Leveraging Properties of Semantic Graphs for Efficient HGNN Acceleration
期刊论文
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2025, 卷号: 44, 期号: 9, 页码: 3490-3503
作者:
Xue, Runzhen
;
Yan, Mingyu
;
Han, Dengke
;
Xiao, Ziheng
;
Tang, Zhimin
;
Ye, Xiaochun
;
Fan, Dongrui
收藏
  |  
浏览/下载:4/0
  |  
提交时间:2025/12/03
Semantics
Layout
Graph neural networks
Optimization
Vectors
Graphics processing units
Feature extraction
Design automation
Training
Hardware acceleration
Graph neural network (GNN)
hardware accelerator
heterogeneous graph neural network (HGNN)
semantic graph
Re-Meltrix: A Reconfigurable Processing-in-Memory Architecture Based on RRAM and Function Synthesis
期刊论文
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2025, 卷号: 44, 期号: 9, 页码: 3409-3422
作者:
Long, Boyu
;
Han, Yinhe
;
Sun, Xian-He
;
Chen, Xiaoming
收藏
  |  
浏览/下载:4/0
  |  
提交时间:2025/12/03
Logic
Computer architecture
Integrated circuit interconnections
Hardware
Routing
Circuits
Table lookup
Decoding
Performance evaluation
Logic gates
Processing in memory
resistive random-access memory (RRAM)
software-hardware co-design
ternary content-addressable memory (TCAM)
AFCC: ACK-Based Fast Congestion Control in Lossless Networks
期刊论文
IEEE TRANSACTIONS ON NETWORKING, 2025, 页码: 15
作者:
Xu, Jing
;
Yuan, Guojun
;
Zhang, Yachao
;
Wang, Zhan
;
Sun, Ninghui
;
Tan, Guangming
收藏
  |  
浏览/下载:4/0
  |  
提交时间:2025/12/03
Switches
Delays
Throughput
Flow production systems
Accuracy
Receivers
Telemetry
Market research
Hardware
Congestion control
HPCC
RDMA
data center
PFC
PFC
KPU: Kernel Processing Unit for in-Memory Analytical Query Processing
期刊论文
IEEE TRANSACTIONS ON COMPUTERS, 2025, 卷号: 74, 期号: 8, 页码: 2702-2716
作者:
Wu, Jingya
;
Lu, Wenyan
;
Fan, Haishuang
;
Kong, Hao
;
Li, Xiaowei
;
Yan, Guihai
收藏
  |  
浏览/下载:4/0
  |  
提交时间:2025/12/03
Kernel
Bandwidth
Hardware
Central Processing Unit
Query processing
Programming
Parallel processing
Computers
Satellites
Database
domain-specific computer architecture
programmability
SQL
SQL
Efficient Hardware Architecture Design of K-Means Clustering Algorithm for AV1 Palette Mode Coding
期刊论文
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2025, 卷号: 72, 期号: 8, 页码: 1078-1082
作者:
Huang, Xiaofeng
;
Lin, Jiaqing
;
Liu, Fengguang
;
Ji, Wen
;
Yin, Haibing
;
Ma, Siwei
收藏
  |  
浏览/下载:4/0
  |  
提交时间:2025/12/03
Random access memory
Hardware
Engines
Indexes
Encoding
Bandwidth
Clustering algorithms
Heuristic algorithms
Throughput
Memory management
K-means clustering
Palette mode
Alliance for Open Media Video 1 (AV1)
data reuse
hardware architecture