×
验证码:
换一张
忘记密码?
记住我
×
登录
中文版
|
English
中国科学院计算技术研究所机构知识库
Institute of Computing Technology, Chinese Academy IR
登录
注册
ALL
ORCID
题名
作者
学科领域
关键词
文献类型
出处
收录类别
出版者
发表日期
存缴日期
资助项目
学科门类
学习讨论厅
图片搜索
粘贴图片网址
首页
研究单元&专题
作者
文献类型
学科分类
知识图谱
新闻&公告
在结果中检索
研究单元&专题
中国科学院计算技术研... [7]
作者
Li, Xiaowe... [3]
Lu, Wenyan [3]
Wu, Jingya [3]
Yan, Guiha... [3]
Fan, Haish... [2]
Sun, Qichu [2]
更多...
文献类型
期刊论文 [7]
发表日期
2025 [5]
2024 [1]
2021 [1]
语种
英语 [7]
出处
IEEE COMPU... [2]
IEEE TRANS... [2]
IEEE JOURN... [1]
IEEE TRANS... [1]
IEEE TRANS... [1]
资助项目
National N... [3]
Strategic ... [3]
National N... [2]
Strategic ... [2]
Internship... [1]
Internship... [1]
更多...
收录类别
SCI [7]
资助机构
×
知识图谱
CSpace
开始提交
已提交作品
待认领作品
已认领作品
未提交全文
收藏管理
QQ客服
官方微博
反馈留言
浏览/检索结果:
共7条,第1-7条
帮助
已选(
0
)
清除
条数/页:
5
10
15
20
25
30
35
40
45
50
55
60
65
70
75
80
85
90
95
100
排序方式:
请选择
期刊影响因子升序
期刊影响因子降序
提交时间升序
提交时间降序
发表日期升序
发表日期降序
题名升序
题名降序
作者升序
作者降序
WOS被引频次升序
WOS被引频次降序
GRACE: An End-to-End Graph Processing Accelerator on FPGA With Graph Reordering Engine
期刊论文
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2025, 卷号: 44, 期号: 10, 页码: 3816-3829
作者:
Fan, Haishuang
;
Meng, Rui
;
Sun, Qichu
;
Wu, Jingya
;
Lu, Wenyan
;
Li, Xiaowei
;
Yan, Guihai
收藏
  |  
浏览/下载:4/0
  |  
提交时间:2025/12/03
Field programmable gate arrays
Redundancy
Indexes
Graphics processing units
Central Processing Unit
Integrated circuit modeling
Computational modeling
Engines
Design automation
Data models
Accelerator
FPGA
Graph processing
Co-ViSu: Accelerating Video Super-Resolution With Codec Information Reuse
期刊论文
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2025, 卷号: 44, 期号: 9, 页码: 3451-3464
作者:
Fan, Haishuang
;
Sun, Qichu
;
Wu, Jingya
;
Lu, Wenyan
;
Li, Xiaowei
;
Yan, Guihai
收藏
  |  
浏览/下载:4/0
  |  
提交时间:2025/12/03
Binary sequences
Streaming media
Decoding
Artificial neural networks
Superresolution
Kernel
Engines
Design automation
Video codecs
Throughput
Accelerator
codec
FPGA
super-resolution (SR)
Efficient Hardware Architecture Design of K-Means Clustering Algorithm for AV1 Palette Mode Coding
期刊论文
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2025, 卷号: 72, 期号: 8, 页码: 1078-1082
作者:
Huang, Xiaofeng
;
Lin, Jiaqing
;
Liu, Fengguang
;
Ji, Wen
;
Yin, Haibing
;
Ma, Siwei
收藏
  |  
浏览/下载:4/0
  |  
提交时间:2025/12/03
Random access memory
Hardware
Engines
Indexes
Encoding
Bandwidth
Clustering algorithms
Heuristic algorithms
Throughput
Memory management
K-means clustering
Palette mode
Alliance for Open Media Video 1 (AV1)
data reuse
hardware architecture
Low-Latency PIM Accelerator for Edge LLM Inference
期刊论文
IEEE COMPUTER ARCHITECTURE LETTERS, 2025, 卷号: 24, 期号: 2, 页码: 321-324
作者:
Wang, Xinyu
;
Sun, Xiaotian
;
Li, Wanqian
;
Min, Feng
;
Zhang, Xiaoyu
;
Zhang, Xinjiang
;
Han, Yinhe
;
Chen, Xiaoming
收藏
  |  
浏览/下载:4/0
  |  
提交时间:2025/12/03
Random access memory
Low latency communication
Engines
Bandwidth
Vectors
Registers
Quantization (signal)
Energy efficiency
Hardware
Computational modeling
Large language model inference
processing-in-memory
edge accelerator
Consistency Conditioned Memory Augmented Dynamic Diagnosis Model for Medical Visual Question Answering
期刊论文
IEEE JOURNAL OF BIOMEDICAL AND HEALTH INFORMATICS, 2025, 卷号: 29, 期号: 2, 页码: 1357-1370
作者:
Yu, Ting
;
Ge, Binhui
;
Wang, Shuhui
;
Yang, Yan
;
Huang, Qingming
;
Yu, Jun
收藏
  |  
浏览/下载:40/0
  |  
提交时间:2025/06/25
Medical diagnostic imaging
Visualization
Question answering (information retrieval)
Feature extraction
Semantics
Engines
Cognition
Accuracy
Predictive models
Electronic mail
Clinical decisions
consistency
dynamic memory diagnosis
dynamic reasoning
medical assistance
medical visual question answering
DPU-Direct: Unleashing Remote Accelerators via Enhanced RDMA for Disaggregated Datacenters
期刊论文
IEEE TRANSACTIONS ON COMPUTERS, 2024, 卷号: 73, 期号: 8, 页码: 2081-2095
作者:
Liao, Yunkun
;
Wu, Jingya
;
Lu, Wenyan
;
Li, Xiaowei
;
Yan, Guihai
收藏
  |  
浏览/下载:44/0
  |  
提交时间:2024/12/06
Central Processing Unit
Engines
Jitter
Computers
Pipelines
Programming
Encryption
Disaggregated datacenter
SmartNIC
RDMA
hardware accelerator
Hardware Acceleration for GCNs via Bidirectional Fusion
期刊论文
IEEE COMPUTER ARCHITECTURE LETTERS, 2021, 卷号: 20, 期号: 1, 页码: 4
作者:
Li, Han
;
Yan, Mingyu
;
Yang, Xiaocheng
;
Deng, Lei
;
Li, Wenming
;
Ye, Xiaochun
;
Fan, Dongrui
;
Xie, Yuan
收藏
  |  
浏览/下载:95/0
  |  
提交时间:2021/12/01
Random access memory
Computational modeling
Analytical models
Hardware
Engines
Computer architecture
Transforms
Graph convolutional neural networks
hardware accelerator
bidirectional execution
inter-phase fusion