CSpace

浏览/检索结果: 共4条,第1-4条 帮助

已选(0)清除 条数/页:   排序方式:
An Energy-Efficient Computing-in-Memory (CiM) Scheme Using Field-Free Spin-Orbit Torque (SOT) Magnetic RAMs 期刊论文
IEEE TRANSACTIONS ON EMERGING TOPICS IN COMPUTING, 2023, 卷号: 11, 期号: 2, 页码: 331-342
作者:  Wu, Bi;  Zhu, Haonan;  Reis, Dayane;  Wang, Zhaohao;  Wang, Ying;  Chen, Ke;  Liu, Weiqiang;  Lombardi, Fabrizio;  Hu, Xiaobo Sharon
收藏  |  浏览/下载:15/0  |  提交时间:2023/12/04
Random access memory  Magnetic tunneling  Switches  Torque  Microprocessors  Adders  Simulation  Computing-in-memory  full adder  magnetic random access memory  spin orbit torque (SOT)  XNOR/XOR  
Design and Analysis of Energy-Efficient Dynamic Range Approximate Logarithmic Multipliers for Machine Learning 期刊论文
IEEE TRANSACTIONS ON SUSTAINABLE COMPUTING, 2021, 卷号: 6, 期号: 4, 页码: 612-625
作者:  Yin, Peipei;  Wang, Chenghua;  Waris, Haroon;  Liu, Weiqiang;  Han, Yinhe;  Lombardi, Fabrizio
收藏  |  浏览/下载:34/0  |  提交时间:2022/06/21
Adders  Dynamic range  Machine learning  Handwriting recognition  Power demand  Approximate computing  Heuristic algorithms  Approximate computing  logarithmic multiplier  operand truncation  low power  
Integrating Two Logics Into One Crossbar Array for Logic Gate Design 期刊论文
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2021, 卷号: 68, 期号: 8, 页码: 2987-2991
作者:  Yao, Lian;  Liu, Peng;  Wu, Jigang;  Han, Yinhe;  Zhong, Yuehang;  You, Zhiqiang
收藏  |  浏览/下载:47/0  |  提交时间:2021/12/01
Logic gates  Memristors  Logic arrays  Resistance  Logic functions  Adders  Switches  Logic gates  memristive crossbar  material implication  not material implication  1-bit full adder  
Architecting Effectual Computation for Machine Learning Accelerators 期刊论文
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2020, 卷号: 39, 期号: 10, 页码: 2654-2667
作者:  Lu, Hang;  Zhang, Mingzhe;  Han, Yinhe;  Wang, Qi;  Li, Huawei;  Li, Xiaowei
收藏  |  浏览/下载:96/0  |  提交时间:2020/12/10
Computational modeling  Throughput  Adders  Machine learning  Acceleration  Kernel  Computational efficiency  Accelerator architectures  neural network hardware  multiplying circuits