中文版 | English

在结果中检索

CSpace

浏览/检索结果: 共20条，第1-10条 帮助

已选(0)清除 条数/页：   排序方式：
Supporting Predictable Performance Guarantees for SMT Processors 期刊论文
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2020, 卷号: E103A, 期号: 6, 页码: 806-820
作者:  Jin, Xin;  Yu, Ningmei;  Zhou, Yaoyang;  Huang, Bowen;  Yu, Zihao;  Zhan, Xusheng;  Wang, Huizhe;  Wang, Sa;  Bao, Yungang
收藏  |  浏览/下载：47/0  |  提交时间：2020/12/10
SMT interference  data center  performance predictability  quality of service (QoS)  
The Effect of Axis-Wise Triaxial Acceleration Data Fusion in CNN-Based Human Activity Recognition 期刊论文
IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2020, 卷号: E103D, 期号: 4, 页码: 12
作者:  Han, Xinxin;  Ye, Jian;  Luo, Jia;  Zhou, Haiying
收藏  |  浏览/下载：40/0  |  提交时间：2020/12/10
triaxial accelerometer  human activity recognition  data fusion  convolutional neural network  
Thread: Towards fine-grained precision reconfiguration in variable-precision neural network accelerator 期刊论文
IEICE ELECTRONICS EXPRESS, 2019, 卷号: 16, 期号: 14, 页码: 6
作者:  Zhang, Shichang;  Wang, Ying;  Chen, Xiaoming;  Han, Yinhe;  Wang, Yujie;  Li, Xiaowei
收藏  |  浏览/下载：77/0  |  提交时间：2019/12/10
DNN accelerator  variable bit-precision  bit-serial  bit-parallel  fine-grained precision  
Trading-Off Computing and Cooling Energies by VM Migration in Data Centers 期刊论文
IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2018, 卷号: E101D, 期号: 9, 页码: 2224-2234
作者:  Song, Ying;  Zhao, Xia;  Wang, Bo;  Sun, Yuzhong
收藏  |  浏览/下载：68/0  |  提交时间：2019/12/10
energy saving  trading off  computing energy  cooling energy  VM migration  
LAPS: Layout-Aware Path Selection for Post-Silicon Timing Characterization 期刊论文
IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2017, 卷号: E100D, 期号: 2, 页码: 323-331
作者:  Hu, Yu;  Ye, Jing;  Shi, Zhiping;  Li, Xiaowei
收藏  |  浏览/下载：52/0  |  提交时间：2019/12/12
process variation  timing variation  sample  path selection  least square  
A modified post-TnL vertex cache for the multi-shader embedded GPUs 期刊论文
IEICE ELECTRONICS EXPRESS, 2015, 卷号: 12, 期号: 10, 页码: 12
作者:  Wei, Jizeng;  Chang, Yisong;  Li, Bingchao;  Guo, Wei;  Sun, Jizhou
收藏  |  浏览/下载：45/0  |  提交时间：2019/12/13
computer graphics  embedded GPU  vertex cache  vertex/unified shader  triangle strip  
A signal degradation reduction method for memristor ratioed logic (MRL) gates 期刊论文
IEICE ELECTRONICS EXPRESS, 2015, 卷号: 12, 期号: 8, 页码: 6
作者:  Liu, Bosheng l;  Wang, Ying;  You, Zhiqiang;  Han, Yinhe;  Li, Xiaowei
收藏  |  浏览/下载：39/0  |  提交时间：2019/12/13
full adder  memristor ratioed logic (MRL) gate  
MPVUS: A Moving Prediction Based Video Streaming Uploading Scheme over Vehicular Networks 期刊论文
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2015, 卷号: E98A, 期号: 1, 页码: 304-312
作者:  Zhu, Xiaojin;  Bi, Jingping;  Liu, Jianhang
收藏  |  浏览/下载：43/0  |  提交时间：2019/12/13
vehicular ad hoc networks  video uploading  moving prediction  routing  
Towards Inferring Inter-Domain Routing Policies in ISP Networks 期刊论文
IEICE TRANSACTIONS ON COMMUNICATIONS, 2011, 卷号: E94B, 期号: 11, 页码: 3049-3056
作者:  Liang, Wei;  Bi, Jingping;  Li, Zhongcheng;  Xia, Yiting
收藏  |  浏览/下载：68/0  |  提交时间：2019/12/16
BGP  routing policy  verification  inference  
A New Multiple-Round Dimension-Order Routing for Networks-on-Chip 期刊论文
IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2011, 卷号: E94D, 期号: 4, 页码: 809-821
作者:  Fu, Binzhang;  Han, Yinhe;  Li, Huawei;  Li, Xiaowei
收藏  |  浏览/下载：70/0  |  提交时间：2019/12/16
network-on-chip (NoC)  fault-tolerant routing  multiple round dimension-order routing  turn model