CSpace

浏览/检索结果: 共2条,第1-2条 帮助

已选(0)清除 条数/页:   排序方式:
A data-centric chip design agent framework for Verilog code generation 期刊论文
ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2025, 卷号: 30, 期号: 6, 页码: 27
作者:  Chang, Kaiyan;  Zhu, Wenlong;  Wang, Kun;  He, Xinyang;  Yang, Nan;  Chen, Zhirong;  Jin, Dantong;  Li, Cangyuan;  Zhou, Yunhao;  Yan, Hao;  Zhao, Zhuoliang;  Cheng, Yuan;  Wang, Mengdi;  Liang, Shengwen;  Han, Yinhe;  Li, Xiaowei;  Li, Huawei;  Wang, Ying
收藏  |  浏览/下载:0/0  |  提交时间:2026/05/25
Large language model  hardware generation  data augmentation  
AutoSilicon: Scaling Up RTL Design Generation Capability of Large Language Models 期刊论文
ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2025, 卷号: 30, 期号: 6, 页码: 21
作者:  Li, Cangyuan;  Chen, Chujie;  Pan, Yudong;  Xu, Wenjun;  Liu, Yiqi;  Chang, Kaiyan;  Wang, Yujie;  Wang, Mengdi;  Li, Huawei;  Han, Yinhe;  Wang, Ying
收藏  |  浏览/下载:0/0  |  提交时间:2026/05/25
Verilog code generation  LLM  agent  verilog