CSpace

浏览/检索结果: 共4条,第1-4条 帮助

已选(0)清除 条数/页:   排序方式:
SPFL: A Self-Purified Federated Learning Method Against Poisoning Attacks 期刊论文
IEEE TRANSACTIONS ON INFORMATION FORENSICS AND SECURITY, 2024, 卷号: 19, 页码: 6604-6619
作者:  Liu, Zizhen;  He, Weiyang;  Chang, Chip-Hong;  Ye, Jing;  Li, Huawei;  Li, Xiaowei
收藏  |  浏览/下载:2/0  |  提交时间:2024/12/06
Data models  Servers  Training  Hidden Markov models  Training data  Adaptation models  Security  Federated learning  poisoning attack  knowledge distillation  attention maps  deep neural network  
A New Reconfigurable True Random Number Generator and Physical Unclonable Function Unified Chip With On-Chip Auto-Calibration 期刊论文
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2023, 页码: 14
作者:  Cao, Yuan;  Liu, Wanyi;  Zheng, Yue;  Chen, Shuai;  Ye, Jing;  Qian, Lei;  Chang, Chip-Hong
收藏  |  浏览/下载:17/0  |  提交时间:2023/12/04
Entropy  Authentication  System-on-chip  Protocols  Jitter  Computer architecture  Rail to rail outputs  True random number generator  physical unclonable function  current-starved ring oscillator  
Scalable and Conflict-Free NTT Hardware Accelerator Design: Methodology, Proof, and Implementation 期刊论文
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2023, 卷号: 42, 期号: 5, 页码: 1504-1517
作者:  Mu, Jianan;  Ren, Yi;  Wang, Wen;  Hu, Yizhong;  Chen, Shuai;  Chang, Chip-Hong;  Fan, Junfeng;  Ye, Jing;  Cao, Yuan;  Li, Huawei;  Li, Xiaowei
收藏  |  浏览/下载:19/0  |  提交时间:2023/12/04
Memory access pattern  number theoretic transform (NTT)  post-quantum cryptography (PQC)  scalable hardware design  
An Efficient Full Hardware Implementation of Extended Merkle Signature Scheme 期刊论文
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2021, 页码: 12
作者:  Cao, Yuan;  Wu, Yanze;  Wang, Wen;  Lu, Xu;  Chen, Shuai;  Ye, Jing;  Chang, Chip-Hong
收藏  |  浏览/下载:32/0  |  提交时间:2022/06/21
Hardware  Random access memory  Software algorithms  Quantum computing  Field programmable gate arrays  Computers  NIST  Post-quantum cryptography  eXtended Merkle signature scheme  hardware accelerator