CSpace

浏览/检索结果: 共589条,第1-10条 帮助

已选(0)清除 条数/页:   排序方式:
Fine-Grained CPU Power Management Based on Digital Frequency Divider 期刊论文
ELECTRONICS, 2023, 卷号: 12, 期号: 2, 页码: 18
作者:  Jia, Fan;  Zhang, Longbing
收藏  |  浏览/下载:12/0  |  提交时间:2023/07/12
power management  workloads sensing  critical path of memory access  DVFS  digital frequency divider  
Performance Optimization of Many-Core Systems by Exploiting Task Migration and Dark Core Allocation 期刊论文
IEEE TRANSACTIONS ON COMPUTERS, 2022, 卷号: 71, 期号: 1, 页码: 92-106
作者:  Wen, Shengyan;  Wang, Xiaohang;  Singh, Amit Kumar;  Jiang, Yingtao;  Yang, Mei
收藏  |  浏览/下载:28/0  |  提交时间:2022/06/21
Task analysis  Heuristic algorithms  Resource management  Runtime  System performance  Heating systems  Thermal management  Task migration  many-core  dynamic resource allocation  dark cores  
Criso: An Incremental Scalable and Cost-Effective Network Architecture for Data Centers 期刊论文
IEEE TRANSACTIONS ON NETWORK AND SERVICE MANAGEMENT, 2021, 卷号: 18, 期号: 2, 页码: 2016-2029
作者:  Feng, Hao;  Deng, Yuhui;  Qin, Xiao;  Min, Geyong
收藏  |  浏览/下载:36/0  |  提交时间:2021/12/01
Servers  Data centers  Topology  Fault tolerance  Fault tolerant systems  Routing  Computer architecture  Data center  incremental scalability  cost efficiency  interconnection network  
QoS Promotion in Energy-Efficient Datacenters Through Peak Load Scheduling 期刊论文
IEEE TRANSACTIONS ON CLOUD COMPUTING, 2021, 卷号: 9, 期号: 2, 页码: 777-792
作者:  Hu, Cheng;  Deng, Yuhui;  Min, Geyong;  Huang, Ping;  Qin, Xiao
收藏  |  浏览/下载:30/0  |  提交时间:2021/12/01
Workload burst  performance promotion  QoS guarantee  dynamic power management  data center  
A Low-Latency Random Access Scheme by Multichannel SIC for Industrial IoT 期刊论文
IEEE SYSTEMS JOURNAL, 2021, 页码: 10
作者:  Xu, Chaonong;  Jiang, Biao;  Li, Chao
收藏  |  浏览/下载:23/0  |  提交时间:2022/06/21
Silicon carbide  Delays  Decoding  Bipartite graph  Industrial Internet of Things  Protocols  Integrated circuits  Density evolution  low latency  multiple channel  random access (RA)  successive interference cancellation (SIC)  
Shortest Uplink Scheduling for NOMA-Based Industrial Wireless Networks 期刊论文
IEEE SYSTEMS JOURNAL, 2020, 卷号: 14, 期号: 4, 页码: 5384-5395
作者:  Xu, Chaonong;  Wu, Mianze;  Xu, Yida;  Xu, Yongjun
收藏  |  浏览/下载:36/0  |  提交时间:2021/12/01
Job shop scheduling  Silicon carbide  Decoding  Uplink  Interference  NOMA  Wireless communication  Nonorthogonal multiple access (NOMA)  successive interference cancellation  uplink  schedule  media access  
Security risk and response analysis of typical application architecture of information and communication blockchain 期刊论文
NEURAL COMPUTING & APPLICATIONS, 2020, 页码: 11
作者:  Zhao, Hongwei;  Zhang, Moli;  Wang, Shi;  Li, Entang;  Guo, Zhenhua;  Sun, Dianmin
收藏  |  浏览/下载:35/0  |  提交时间:2021/12/01
Information and communication blockchain  Network security risks  Homomorphic verifiable secret sharing  Risk response  
A Deep Look into neural ranking models for information retrieval 期刊论文
INFORMATION PROCESSING & MANAGEMENT, 2020, 卷号: 57, 期号: 6, 页码: 20
作者:  Guo, Jiafeng;  Fan, Yixing;  Pang, Liang;  Yang, Liu;  Ai, Qingyao;  Zamani, Hamed;  Wu, Chen;  Croft, W. Bruce;  Cheng, Xueqi
收藏  |  浏览/下载:38/0  |  提交时间:2021/12/01
Neural ranking model  Information retrieval  Survey  
Uplink Low-Power Scheduling for Delay-Bounded Industrial Wireless Networks Based on Imperfect Power-Domain NOMA 期刊论文
IEEE SYSTEMS JOURNAL, 2020, 卷号: 14, 期号: 2, 页码: 2443-2454
作者:  Xu, Chaonong;  Wu, Mianze;  Xu, Yongjun;  Fang, Yuguang
收藏  |  浏览/下载:94/0  |  提交时间:2020/12/10
Delay guarantee  low power  power control  successive interference cancellation (SIC)  uplink scheduling  
Bulkyflip: A NAND-SPIN-Based Last-Level Cache With Bandwidth-Oriented Write Management Policy 期刊论文
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2020, 卷号: 67, 期号: 1, 页码: 108-120
作者:  Wu, Bi;  Dai, Pengcheng;  Wang, Zhaohao;  Wang, Chao;  Wang, Ying;  Yang, Jianlei;  Cheng, Yuanqing;  Liu, Dijun;  Zhang, Youguang;  Zhao, Weisheng;  Hu, Xiaobo Sharon
收藏  |  浏览/下载:49/0  |  提交时间:2020/12/10
NAND-SPIN  spin orbit torque (SOT) MRAM  last level cache  write throughput  high performance