中国科学院计算技术研究所机构知识库

浏览/检索结果: 共3条，第1-3条

帮助

限定条件	出处：IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS    作者：Du, Zidong    第一作者    资助项目：973 Program of China[2015CB358800]

已选(0)清除 条数/页：5101520253035404550556065707580859095100   排序方式：请选择期刊影响因子升序期刊影响因子降序发表日期升序发表日期降序提交时间升序提交时间降序作者升序作者降序WOS被引频次升序WOS被引频次降序题名升序题名降序
	ParaML: A Polyvalent Multicore Accelerator for Machine Learning 期刊论文 IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2020, 卷号: 39, 期号: 9, 页码: 1764-1777 作者:  Zhou, Shengyuan;  Guo, Qi;  Du, Zidong;  Liu, Daofu;  Chen, Tianshi;  Li, Ling;  Liu, Shaoli;  Zhou, Jinhong;  Temam, Olivier;  Feng, Xiaobing;  Zhou, Xuehai;  Chen, Yunji 收藏  |  浏览/下载：50/0  |  提交时间：2020/12/10 Neural networks  Machine learning  Testing  Support vector machines  Linear regression  Computers  Computer architecture  Accelerator  machine learning (ML) techniques  multicore accelerator
	Addressing Sparsity in Deep Neural Networks 期刊论文 IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2019, 卷号: 38, 期号: 10, 页码: 1858-1871 作者:  Zhou, Xuda;  Du, Zidong;  Zhang, Shijin;  Zhang, Lei;  Lan, Huiying;  Liu, Shaoli;  Li, Ling;  Guo, Qi;  Chen, Tianshi;  Chen, Yunji 收藏  |  浏览/下载：257/0  |  提交时间：2019/12/10 Accelerator  architecture  deep neural networks (DNNs)  sparsity
	Leveraging the Error Resilience of Neural Networks for Designing Highly Energy Efficient Accelerators 期刊论文 IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2015, 卷号: 34, 期号: 8, 页码: 1223-1235 作者:  Du, Zidong;  Lingamneni, Avinash;  Chen, Yunji;  Palem, Krishna V.;  Temam, Olivier;  Wu, Chengyong 收藏  |  浏览/下载：54/0  |  提交时间：2019/12/13 Accelerator architectures  energy efficient  hardware neuron network  inexact computing