CSpace

浏览/检索结果: 共5条,第1-5条 帮助

限定条件    
已选(0)清除 条数/页:   排序方式:
Search-Free Inference Acceleration for Sparse Convolutional Neural Networks 期刊论文
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2022, 卷号: 41, 期号: 7, 页码: 2156-2169
作者:  Liu, Bosheng;  Chen, Xiaoming;  Han, Yinhe;  Wu, Jigang;  Chang, Liang;  Liu, Peng;  Xu, Haobo
收藏  |  浏览/下载:24/0  |  提交时间:2022/12/07
Internal interconnection  memory bandwidth  sparse accelerators  sparse convolution neural networks (CNNs)  
Growth, Raman Scattering Investigation and Photodetector Properties of 2D SnP 期刊论文
SMALL, 2022, 页码: 9
作者:  Ding, Chuyun;  Yao, Yuyu;  Zhu, Leilei;  Shang, Honghui;  Xu, Peng;  Liu, Xiaolin;  Lin, Jia;  Wang, Feng;  Zhan, Xueying;  He, Jun;  Wang, Zhenxing
收藏  |  浏览/下载:18/0  |  提交时间:2022/12/07
2D layered materials  chemical vapor deposition  field-effect transistors (FETs)  Raman scattering  SnP nanosheets  
Fast Stochastic Ordinal Embedding With Variance Reduction and Adaptive Step Size 期刊论文
IEEE TRANSACTIONS ON KNOWLEDGE AND DATA ENGINEERING, 2021, 卷号: 33, 期号: 6, 页码: 2467-2478
作者:  Ma, Ke;  Zeng, Jinshan;  Xiong, Jiechao;  Xu, Qianqian;  Cao, Xiaochun;  Liu, Wei;  Yao, Yuan
收藏  |  浏览/下载:38/0  |  提交时间:2021/12/01
Ordinal embedding  SVRG  non-convex optimization  barzilai-borwein (BB) step size  
Swallow: A Versatile Accelerator for Sparse Neural Networks 期刊论文
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2020, 卷号: 39, 期号: 12, 页码: 4881-4893
作者:  Liu, Bosheng;  Chen, Xiaoming;  Han, Yinhe;  Xu, Haobo
收藏  |  浏览/下载:28/0  |  提交时间:2021/12/01
Accelerator  convolutional (Conv) layers  fully connected (FC) layers  sparse neural networks (SNNs)  
Accelerating DNN-based 3D point cloud processing for mobile computing 期刊论文
SCIENCE CHINA-INFORMATION SCIENCES, 2019, 卷号: 62, 期号: 11, 页码: 11
作者:  Liu, Bosheng;  Chen, Xiaoming;  Han, Yinhe;  Li, Jiajun;  Xu, Haobo;  Li, Xiaowei
收藏  |  浏览/下载:225/0  |  提交时间:2019/12/10
deep neural network acceleration  point cloud data  neighbor point search  mobile robotics  hardware architecture