中国科学院计算技术研究所机构知识库

浏览/检索结果: 共4条，第1-4条

帮助

限定条件

发表日期：2019

已选(0)清除 条数/页：5101520253035404550556065707580859095100   排序方式：请选择期刊影响因子升序期刊影响因子降序发表日期升序发表日期降序提交时间升序提交时间降序作者升序作者降序WOS被引频次升序WOS被引频次降序题名升序题名降序
	SqueezeFlow: A Sparse CNN Accelerator Exploiting Concise Convolution Rules 期刊论文 IEEE TRANSACTIONS ON COMPUTERS, 2019, 卷号: 68, 期号: 11, 页码: 1663-1677 作者:  Li, Jiajun;  Jiang, Shuhao;  Gong, Shijun;  Wu, Jingya;  Yan, Junchao;  Yan, Guihai;  Li, Xiaowei 收藏  |  浏览/下载：41/0  |  提交时间：2020/12/10 Convolutional neural networks  accelerator architecture  hardware acceleration
	ShuttleNoC: Power-Adaptable Communication Infrastructure for Many-Core Processors 期刊论文 IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2019, 卷号: 38, 期号: 8, 页码: 1438-1451 作者:  Lu, Hang;  Chang, Yisong;  Yan, Guihai;  Lin, Ning;  Wei, Xin;  Li, Xiaowei 收藏  |  浏览/下载：75/0  |  提交时间：2019/12/10 Many-core processors  networks-on-chip (NoCs)  power management  shuttle networks-on-chip (ShuttleNoC)
	Promoting the Harmony between Sparsity and Regularity: A Relaxed Synchronous Architecture for Convolutional Neural Networks 期刊论文 IEEE TRANSACTIONS ON COMPUTERS, 2019, 卷号: 68, 期号: 6, 页码: 867-881 作者:  Lu, Wenyan;  Yan, Guihai;  Li, Jiajun;  Gong, Shijun;  Jiang, Shuhao;  Wu, Jingya;  Li, Xiaowei 收藏  |  浏览/下载：249/0  |  提交时间：2019/08/16 Convolutional neural networks  accelerator  architecture  parallelism  sparsity
	SynergyFlow: An Elastic Accelerator Architecture Supporting Batch Processing of Large-Scale Deep Neural Networks 期刊论文 ACM TRANSACTIONS ON DESIGN AUTOMATION OF ELECTRONIC SYSTEMS, 2019, 卷号: 24, 期号: 1, 页码: 27 作者:  Li, Jiajun;  Yan, Guihai;  Lu, Wenyan;  Gong, Shijun;  Jiang, Shuhao;  Wu, Jingya;  Li, Xiaowei 收藏  |  浏览/下载：70/0  |  提交时间：2019/04/03 Deep neural networks  convolutional neural networks  accelerator  architecture  resource utilization  complementary effect