中文版 | English

在结果中检索

CSpace

浏览/检索结果: 共13条，第1-10条 帮助

限定条件    
已选(0)清除 条数/页：   排序方式：
Towards connection-scalable RNIC architecture 期刊论文
JOURNAL OF SUPERCOMPUTING, 2024, 页码: 25
作者:  Kang, Ning;  Wang, Zhan;  Yang, Fan;  Ma, Xiaoxiao;  Ma, Zhenlong;  Yuan, Guojun;  Tan, Guangming
收藏  |  浏览/下载：2/0  |  提交时间：2024/05/20
Architecture design  Network Interface Card (NIC)  Remote Direct Memory Access (RDMA)  Scalability problem  
Scalable and Conflict-Free NTT Hardware Accelerator Design: Methodology, Proof, and Implementation 期刊论文
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2023, 卷号: 42, 期号: 5, 页码: 1504-1517
作者:  Mu, Jianan;  Ren, Yi;  Wang, Wen;  Hu, Yizhong;  Chen, Shuai;  Chang, Chip-Hong;  Fan, Junfeng;  Ye, Jing;  Cao, Yuan;  Li, Huawei;  Li, Xiaowei
收藏  |  浏览/下载：9/0  |  提交时间：2023/12/04
Memory access pattern  number theoretic transform (NTT)  post-quantum cryptography (PQC)  scalable hardware design  
A Bilayer Scalable Nakamoto Consensus Protocol for Blockchain Systems 期刊论文
IEEE NETWORK, 2022, 卷号: 36, 期号: 3, 页码: 174-182
作者:  Jiao, Zhenzhen;  Tian, Rui;  Shang, Dezhong;  Ding, Hui;  Zhang, Baoxian;  Li, Cheng
收藏  |  浏览/下载：26/0  |  提交时间：2022/12/07
Measurement  Leadership  Voting  Scalability  Throughput  Consensus protocol  Security  
A Low-Cost FPGA Implementation of Spiking Extreme Learning Machine With On-Chip Reward-Modulated STDP Learning 期刊论文
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2022, 卷号: 69, 期号: 3, 页码: 1657-1661
作者:  He, Zhen;  Shi, Cong;  Wang, Tengxiao;  Wang, Ying;  Tian, Min;  Zhou, Xichuan;  Li, Ping;  Liu, Liyuan;  Wu, Nanjian;  Luo, Gang
收藏  |  浏览/下载：24/0  |  提交时间：2022/12/07
Neurons  Hardware  System-on-chip  Costs  Training  Field programmable gate arrays  Computational modeling  Neuromorphic computing  spiking neural network  extreme learning machine  spike-timing-dependent plasticity  reward-modulated  on-chip learning  
Joint Design of Training and Hardware Towards Efficient and Accuracy-Scalable Neural Network Inference 期刊论文
IEEE JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS, 2018, 卷号: 8, 期号: 4, 页码: 810-821
作者:  He, Xin;  Lu, Wenyan;  Yan, Guihai;  Zhang, Xuan
收藏  |  浏览/下载：229/0  |  提交时间：2019/04/03
Approximate computing  neural network accelerator  hardware-oriented training  sensitivity analysis  energy efficient architecture  near threshold voltage  approximate multiplier  
Hardware Trojan Detection in Third-Party Digital Intellectual Property Cores by Multilevel Feature Analysis 期刊论文
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2018, 卷号: 37, 期号: 7, 页码: 1370-1383
作者:  Chen, Xiaoming;  Liu, Qiaoyi;  Yao, Song;  Wang, Jia;  Xu, Qiang;  Wang, Yu;  Liu, Yongpan;  Yang, Huazhong
收藏  |  浏览/下载：60/0  |  提交时间：2019/12/10
Feature analysis  hardware Trojan (HT) detection  third-party intellectual property (IP) core  
Quadboost: A Scalable Concurrent Quadtree 期刊论文
IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2018, 卷号: 29, 期号: 3, 页码: 673-686
作者:  Zhou, Keren;  Tan, Guangming;  Zhou, Wei
收藏  |  浏览/下载：40/0  |  提交时间：2019/12/10
Concurrent data structures  quadtree  continuous find  decoupling  LCA  
Wide Operational Range Processor Power Delivery Design for Both Super-Threshold Voltage and Near-Threshold Voltage Computing 期刊论文
JOURNAL OF COMPUTER SCIENCE AND TECHNOLOGY, 2016, 卷号: 31, 期号: 2, 页码: 253-266
作者:  He, Xin;  Yan, Gui-Hai;  Han, Yin-He;  Li, Xiao-Wei
收藏  |  浏览/下载：53/0  |  提交时间：2019/12/13
voltage regulator  power delivery  near-threshold computing  multicore processor  
New Methodologies for Parallel Architecture 期刊论文
JOURNAL OF COMPUTER SCIENCE AND TECHNOLOGY, 2011, 卷号: 26, 期号: 4, 页码: 578-587
作者:  Fan, Dong-Rui;  Li, Xiao-Wei;  Li, Guo-Jie
收藏  |  浏览/下载：67/0  |  提交时间：2019/12/16
architecture  multi-core  many-core  parallelism  
Design for Testability Features of Godson-3 Multicore Microprocessor 期刊论文
JOURNAL OF COMPUTER SCIENCE AND TECHNOLOGY, 2011, 卷号: 26, 期号: 2, 页码: 302-313
作者:  Qi, Zi-Chu;  Liu, Hui;  Li, Xiang-Ku;  Hu, Wei-Wu
收藏  |  浏览/下载：65/0  |  提交时间：2019/12/16
DFT (design for testability)  TAM (test access mechanism)  multicore processor  low power test