CSpace

浏览/检索结果: 共5条,第1-5条 帮助

限定条件        
已选(0)清除 条数/页:   排序方式:
A Fast Precision Tuning Solution for Always-On DNN Accelerators 期刊论文
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2022, 卷号: 41, 期号: 5, 页码: 1236-1248
作者:  Wang, Ying;  He, Yintao;  Cheng, Long;  Li, Huawei;  Li, Xiaowei
收藏  |  浏览/下载:26/0  |  提交时间:2022/12/07
Computer architecture  Neural networks  Computational modeling  Approximate computing  Tuning  Switches  Microprocessors  Always-on  CNN  computing-in-memory (CiM)  resistive RAM  
Long Live TIME: Improving Lifetime and Security for NVM-Based Training-in-Memory Systems 期刊论文
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2020, 卷号: 39, 期号: 12, 页码: 4707-4720
作者:  Cai, Yi;  Lin, Yujun;  Xia, Lixue;  Chen, Xiaoming;  Han, Song;  Wang, Yu;  Yang, Huazhong
收藏  |  浏览/下载:38/0  |  提交时间:2021/12/01
Gradient sparsification  lifetime  neural networks  training-in-memory  wear-leveling  
FCDM: A Methodology Based on Sensor Pattern Noise Fingerprinting for Fast Confidence Detection to Adversarial Attacks 期刊论文
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2020, 卷号: 39, 期号: 12, 页码: 4791-4804
作者:  Lan, Yazhu;  Nixon, Kent W.;  Guo, Qingli;  Zhang, Guohe;  Xu, Yuanchao;  Li, Hai;  Chen, Yiran
收藏  |  浏览/下载:41/0  |  提交时间:2021/12/01
Perturbation methods  Computational modeling  Data integrity  Detectors  Optimization  Field programmable gate arrays  Hardware  Adversarial attacks  confidence detection  deep neural networks (DNNs)  FPGA-based hardware architecture  sensor pattern noise (SPN)  
Hardware Trojan Detection in Third-Party Digital Intellectual Property Cores by Multilevel Feature Analysis 期刊论文
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2018, 卷号: 37, 期号: 7, 页码: 1370-1383
作者:  Chen, Xiaoming;  Liu, Qiaoyi;  Yao, Song;  Wang, Jia;  Xu, Qiang;  Wang, Yu;  Liu, Yongpan;  Yang, Huazhong
收藏  |  浏览/下载:60/0  |  提交时间:2019/12/10
Feature analysis  hardware Trojan (HT) detection  third-party intellectual property (IP) core  
Leveraging the Error Resilience of Neural Networks for Designing Highly Energy Efficient Accelerators 期刊论文
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2015, 卷号: 34, 期号: 8, 页码: 1223-1235
作者:  Du, Zidong;  Lingamneni, Avinash;  Chen, Yunji;  Palem, Krishna V.;  Temam, Olivier;  Wu, Chengyong
收藏  |  浏览/下载:54/0  |  提交时间:2019/12/13
Accelerator architectures  energy efficient  hardware neuron network  inexact computing