中国科学院计算技术研究所机构知识库

浏览/检索结果: 共58条，第1-10条

帮助

已选(0)清除 条数/页：5101520253035404550556065707580859095100   排序方式：请选择作者升序作者降序期刊影响因子升序期刊影响因子降序题名升序题名降序发表日期升序发表日期降序WOS被引频次升序WOS被引频次降序提交时间升序提交时间降序
	Structured policy modeling and context-aware generation for multi-jurisdictional compliance in global software systems 期刊论文 INFORMATION AND SOFTWARE TECHNOLOGY, 2026, 卷号: 193, 页码: 23 作者:  Zhuang, Zhixian;  Lee, Xiaodong;  Zhang, Aiyao;  Wei, Jiuqi;  Fu, Yufan;  Peng, Botao 收藏  |  浏览/下载：1/0  |  提交时间：2026/05/25 Software engineering  Regulatory compliance  Legal automation  Policy modeling  Data protection
	TLHAC: Three-level hierarchical architecture of the controller of the software-defined industrial production network 期刊论文 FUTURE GENERATION COMPUTER SYSTEMS-THE INTERNATIONAL JOURNAL OF ESCIENCE, 2026, 卷号: 175, 页码: 21 作者:  Chen, Jin;  Guo, Ziyang;  Tan, Liang;  She, Kun 收藏  |  浏览/下载：28/0  |  提交时间：2025/12/03 Production network  Software-defined network  Controller deployment  Node importance  FMOBPSO
	Chiplever: A Hardware-Software Co-Design Framework Toward Extension of Chiplet System for Fully Homomorphic Encryption 期刊论文 IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2026, 卷号: 45, 期号: 2, 页码: 603-616 作者:  Du, Yibo;  Wang, Ying;  Wang, Mengdi;  Li, Xiaowei;  Han, Yinhe 收藏  |  浏览/下载：1/0  |  提交时间：2026/05/25 Hardware  Chiplets  Homomorphic encryption  Polynomials  Vectors  Scheduling algorithms  Noise  Program processors  Design automation  Computational efficiency  Chiplet  fully homomorphic encryption (FHE)  hardware-software co-design  heterogeneous architecture
	Computational Burst Buffers: Accelerating HPC I/O via In-Storage Compression Offloading 期刊论文 IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2026, 卷号: 37, 期号: 2, 页码: 518-532 作者:  Chen, Xiang;  Lu, Bing;  Long, Haoquan;  Luo, Huizhang;  Ma, Yili;  Tan, Guangming;  Tao, Dingwen;  Wu, Fei;  Lu, Tao 收藏  |  浏览/下载：1/0  |  提交时间：2026/05/25 Hardware  Computer architecture  File systems  Nonvolatile memory  Bandwidth  Engines  Prototypes  Data compression  Software  Flash memories  high performance computing  solid state drives
	LayerTEE: Decoupled Memory Protection for Scalable Multilayer Communication on RISC-V 期刊论文 IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2026, 卷号: 45, 期号: 1, 页码: 533-546 作者:  Pan, Shangjie;  Yang, Yinghao;  Peng, Xuanyao;  Zhao, Xiquan;  Du, Dong;  Lu, Hang;  Xia, Yubin;  Li, Xiaowei 收藏  |  浏览/下载：1/0  |  提交时间：2026/05/25 Cryptography  Security  Cloud computing  Scalability  Protection  Memory management  Hardware  Communication systems  Software  Program processors  Communication  memory isolation  RISC-V  trusted execution environment (TEE)
	DFGAS: Exploring the Balance of HW-SW Scheduling through the DFG-Aware Scheme 期刊论文 ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION, 2025, 卷号: 22, 期号: 4, 页码: 26 作者:  Liu, Tianyu;  Fan, Zhihua;  Li, Wenming;  Wang, Zhen;  Qiu, Yuhang;  Tang, Shengzhong;  Wu, Haibin;  Liu, Yanhuan;  Ye, Xiaochun;  Fan, Dongrui 收藏  |  浏览/下载：3/0  |  提交时间：2026/05/25 CGRA  hardware-software co-design  network-on-chip
	An Efficient Paillier Homomorphic Encryption Circuit With Optional CRT Acceleration for IoT 期刊论文 IEEE INTERNET OF THINGS JOURNAL, 2025, 卷号: 12, 期号: 22, 页码: 48146-48158 作者:  Feng, Jundong;  Zhang, Xiaoliang;  Zilic, Zeljko;  Hao, Qinfen;  Wang, Junchao 收藏  |  浏览/下载：3/0  |  提交时间：2026/05/25 Hardware  Internet of Things  Homomorphic encryption  Computational efficiency  Computer architecture  Software  Parallel processing  Optimization  Costs  Circuit synthesis  Chinese remainder theorem (CRT)  circuit  homomorphic encryption  Internet of Things (IoT)  paillier
	SaaP: Rearchitect SoC-as-a-Processor to Orchestrate Hardware Heterogeneity 期刊论文 IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2025, 卷号: 44, 期号: 10, 页码: 3962-3975 作者:  Jin, Pengwei;  Fan, Zhe;  Zhao, Yongwei;  Du, Zidong;  Guo, Hongrui;  Nan, Ziyuan;  Hao, Yifan;  Li, Chongxiao;  Ma, Tianyun;  Zhang, Zhenxing;  Li, Xiaqing;  Li, Wei;  Hu, Xing;  Guo, Qi;  Xu, Zhiwei;  Chen, Tianshi 收藏  |  浏览/下载：26/0  |  提交时间：2025/12/03 IP networks  Hardware  Graphics processing units  Central Processing Unit  Programming  Software  Pipelines  System-on-chip  Process control  Neural networks  Hardware heterogeneity  system architectures  System-on-Chip (SoC)
	Re-Meltrix: A Reconfigurable Processing-in-Memory Architecture Based on RRAM and Function Synthesis 期刊论文 IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2025, 卷号: 44, 期号: 9, 页码: 3409-3422 作者:  Long, Boyu;  Han, Yinhe;  Sun, Xian-He;  Chen, Xiaoming 收藏  |  浏览/下载：23/0  |  提交时间：2025/12/03 Logic  Computer architecture  Integrated circuit interconnections  Hardware  Routing  Circuits  Table lookup  Decoding  Performance evaluation  Logic gates  Processing in memory  resistive random-access memory (RRAM)  software-hardware co-design  ternary content-addressable memory (TCAM)
	A Survey of Hardware-Assisted Intra-Address Space Protections 期刊论文 JOURNAL OF COMPUTER SCIENCE AND TECHNOLOGY, 2025, 卷号: 40, 期号: 5, 页码: 1347-1367 作者:  Jin, Yue;  Huang, Tian-Yi;  Zeng, Si-Yuan;  Xu, Yi-Bin;  Wang, Han;  Lu, Tian-Yue;  Chen, Ming-Yu 收藏  |  浏览/下载：1/0  |  提交时间：2026/05/25 software security  hardware-assisted security  intra-address space protection (IASP)