中国科学院计算技术研究所机构知识库

浏览/检索结果: 共3条，第1-3条

帮助

已选(0)清除 条数/页：5101520253035404550556065707580859095100   排序方式：请选择作者升序作者降序WOS被引频次升序WOS被引频次降序提交时间升序提交时间降序期刊影响因子升序期刊影响因子降序题名升序题名降序发表日期升序发表日期降序
	LAPS: Layout-Aware Path Selection for Post-Silicon Timing Characterization 期刊论文 IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2017, 卷号: E100D, 期号: 2, 页码: 323-331 作者:  Hu, Yu;  Ye, Jing;  Shi, Zhiping;  Li, Xiaowei 收藏  |  浏览/下载：58/0  |  提交时间：2019/12/12 process variation  timing variation  sample  path selection  least square
	RISO: Enforce Noninterfered Performance With Relaxed Network-on-Chip Isolation in Many-Core Cloud Processors 期刊论文 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2015, 卷号: 23, 期号: 12, 页码: 3053-3064 作者:  Lu, Hang;  Fu, Binzhang;  Wang, Ying;  Han, Yinhe;  Yan, Guihai;  Li, Xiaowei 收藏  |  浏览/下载：45/0  |  提交时间：2019/12/13 Cloud processor  networks-on-chip (NoCs)  performance isolation  relaxed isolation (RISO)  workload consolidation
	Data Remapping for Static NUCA in Degradable Chip Multiprocessors 期刊论文 IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2015, 卷号: 23, 期号: 5, 页码: 879-892 作者:  Wang, Ying;  Zhang, Lei;  Han, Yin-He;  Li, Hua-Wei;  Li, Xiaowei 收藏  |  浏览/下载：43/0  |  提交时间：2019/12/13 Chip multiprocessor (CMP)  fault tolerant  network-on-chip (NoC)  nonuniform cache architecture (NUCA)