CSpace

浏览/检索结果: 共5条,第1-5条 帮助

已选(0)清除 条数/页:   排序方式:
EDOA: an efficient delay optimization approach for mixed-polarity Reed-Muller logic circuits under the unit delay model 期刊论文
FRONTIERS OF COMPUTER SCIENCE, 2019, 卷号: 13, 期号: 5, 页码: 1102-1115
作者:  He, Zhenxue;  Xiao, Limin;  Gu, Fei;  Ruan, Li;  Huo, Zhisheng;  Li, Mingzhe;  Zhu, Mingfa;  Zhang, Longbing;  Liu, Rui;  Wang, Xiang
收藏  |  浏览/下载:269/0  |  提交时间:2019/08/16
delay optimization  mixed-polarity Reed-Muller logic circuits  unit delay model  don't-care terms  Huffman tree construction algorithm  
An efficient and fast polarity optimization approach for mixed polarity Reed-Muller logic circuits 期刊论文
FRONTIERS OF COMPUTER SCIENCE, 2017, 卷号: 11, 期号: 4, 页码: 728-742
作者:  He, Zhenxue;  Xiao, Limin;  Gu, Fei;  Xia, Tongsheng;  Su, Shubin;  Huo, Zhisheng;  Zhang, Rong;  Zhang, Longbing;  Ruan, Li;  Wang, Xiang
收藏  |  浏览/下载:75/0  |  提交时间:2019/12/12
genetic algorithm  polarity optimization  mixed polarity Reed-Muller  polarity conversion sequence  hybrid genetic algorithm  
A Power and Area Optimization Approach of Mixed Polarity Reed-Muller Expression for Incompletely Specified Boolean Functions 期刊论文
JOURNAL OF COMPUTER SCIENCE AND TECHNOLOGY, 2017, 卷号: 32, 期号: 2, 页码: 297-311
作者:  He, Zhen-Xue;  Xiao, Li -Min;  Ruan, Li;  Gu, Fei;  Huo, Zhi-Sheng;  Qin, Guang-Jun;  Zhu, Ming-Fa;  Zhang, Long-Bing;  Liu, Rui;  Wang, Xiang
收藏  |  浏览/下载:61/0  |  提交时间:2019/12/12
power and area optimization  Reed-Muller (RM) circuit  Pareto optimal solution  don't care term  chromosome conversion  
Multiple-combinational-channel: A network architecture for workload balance and deadlock free 期刊论文
FUTURE GENERATION COMPUTER SYSTEMS-THE INTERNATIONAL JOURNAL OF ESCIENCE, 2016, 卷号: 56, 页码: 238-246
作者:  Chen, Liwei;  Wang, Yipeng;  Wang, Huandong;  Wang, Wenxiang;  Jing, Hua;  Zhang, Guangfei
收藏  |  浏览/下载:42/0  |  提交时间:2019/12/13
NoC  CC-NUMA  Channel  Load balance  Deadlock free  
An introduction to CPU and DSP design in China 期刊论文
SCIENCE CHINA-INFORMATION SCIENCES, 2016, 卷号: 59, 期号: 1, 页码: 8
作者:  Hu, Weiwu;  Zhang, Yifu;  Fu, Jie
收藏  |  浏览/下载:44/0  |  提交时间:2019/12/13
Chinese domestic CPUs and DSPs  Loongson CPU  ShenWei CPU  YHFT DSP  BWDSP