中文版 | English

在结果中检索

CSpace

浏览/检索结果: 共5条，第1-5条 帮助

限定条件    
已选(0)清除 条数/页：   排序方式：
DLPlib: A Library for Deep Learning Processor 期刊论文
JOURNAL OF COMPUTER SCIENCE AND TECHNOLOGY, 2017, 卷号: 32, 期号: 2, 页码: 286-296
作者:  Lan, Hui-Ying;  Wu, Lin-Yang;  Zhang, Xiao;  Tao, Jin-Hua;  Chen, Xun-Yu;  Wang, Bing-Rui;  Wang, Yu-Qing;  Guo, Qi;  Chen, Yun-Ji
收藏  |  浏览/下载：69/0  |  提交时间：2019/12/12
deep learning processor  API  library  DLPlib  
Constructing Edge-Colored Graph for Heterogeneous Networks 期刊论文
JOURNAL OF COMPUTER SCIENCE AND TECHNOLOGY, 2015, 卷号: 30, 期号: 5, 页码: 1154-1160
作者:  Hou, Rui;  Wu, Ji-Gang;  Chen, Yawen;  Zhang, Haibo;  Sui, Xiu-Feng
收藏  |  浏览/下载：38/0  |  提交时间：2019/12/13
network reliability  homogeneous fault  fault tolerance  reconfigurable system  network-on-chip  
An FFT Performance Model for Optimizing General-Purpose Processor Architecture 期刊论文
JOURNAL OF COMPUTER SCIENCE AND TECHNOLOGY, 2011, 卷号: 26, 期号: 5, 页码: 875-889
作者:  Li, Ling;  Chen, Yun-Ji;  Liu, Dao-Fu;  Qian, Cheng;  Hu, Wei-Wu
收藏  |  浏览/下载：70/0  |  提交时间：2019/12/16
fast Fourier transform (FFT)  general-purpose processor (GPP)  performance prediction model  vector unit  DMA  
System Architecture of Godson-3 Multi-Core Processors 期刊论文
JOURNAL OF COMPUTER SCIENCE AND TECHNOLOGY, 2010, 卷号: 25, 期号: 2, 页码: 181-191
作者:  Gao, Xiang;  Chen, Yun-Ji;  Wang, Huan-Dong;  Tang, Dan;  Hu, Wei-Wu
收藏  |  浏览/下载：41/0  |  提交时间：2019/12/16
multi-core processor  scalable interconnection  cache coherent non-uniform memory access/ non-uniform cache  access (CC-NUMA/NUCA)  MESH  crossbar  cache coherence  reliability  availability and serviceability (RAS)  
Implementing a 1GHz four-issue out-of-order execution microprocessor in a standard cell ASIC methodology 期刊论文
JOURNAL OF COMPUTER SCIENCE AND TECHNOLOGY, 2007, 卷号: 22, 期号: 1, 页码: 1-14
作者:  Hu, Wei-Wu;  Zhao, Ji-Ye;  Zhong, Shi-Qiang;  Yang, Xu;  Guidetti, Elio;  Wu, Chris
收藏  |  浏览/下载：40/0  |  提交时间：2019/12/16
general-purpose processor  superscalar pipeline  out-of-order execution  non-blocking cache  physical design  synthesis flow  bit-sliced placement  crafted cell  performance evaluation