CSpace

浏览/检索结果: 共5条,第1-5条 帮助

限定条件        
已选(0)清除 条数/页:   排序方式:
Cambricon-G: A Polyvalent Energy-Efficient Accelerator for Dynamic Graph Neural Networks 期刊论文
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2022, 卷号: 41, 期号: 1, 页码: 116-128
作者:  Song, Xinkai;  Zhi, Tian;  Fan, Zhe;  Zhang, Zhenxing;  Zeng, Xi;  Li, Wei;  Hu, Xing;  Du, Zidong;  Guo, Qi;  Chen, Yunji
收藏  |  浏览/下载:29/0  |  提交时间:2022/06/21
Accelerator  architecture  graph neural networks (GNNs)  
Addressing Irregularity in Sparse Neural Networks Through a Cooperative Software/Hardware Approach 期刊论文
IEEE TRANSACTIONS ON COMPUTERS, 2020, 卷号: 69, 期号: 7, 页码: 968-985
作者:  Zeng, Xi;  Zhi, Tian;  Zhou, Xuda;  Du, Zidong;  Guo, Qi;  Liu, Shaoli;  Wang, Bingrui;  Wen, Yuanbo;  Wang, Chao;  Zhou, Xuehai;  Li, Ling;  Chen, Tianshi;  Sun, Ninghui;  Chen, Yunji
收藏  |  浏览/下载:51/0  |  提交时间:2020/12/10
Accelerator  architecture  deep neural networks  sparsity  
An Accelerator for High Efficient Vision Processing 期刊论文
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2017, 卷号: 36, 期号: 2, 页码: 227-240
作者:  Du, Zidong;  Liu, Shaoli;  Fasthuber, Robert;  Chen, Tianshi;  Ienne, Paolo;  Li, Ling;  Luo, Tao;  Guo, Qi;  Feng, Xiaobing;  Chen, Yunji;  Temam, Olivier
收藏  |  浏览/下载:67/0  |  提交时间:2019/12/12
Accelerator architectures  convolutional neural network  vision sensor  
DianNao Family: Energy-Efficient Hardware Accelerators for Machine Learning 期刊论文
COMMUNICATIONS OF THE ACM, 2016, 卷号: 59, 期号: 11, 页码: 105-112
作者:  Chen, Yunji;  Chen, Tianshi;  Xu, Zhiwei;  Sun, Ninghui;  Temam, Olivier
收藏  |  浏览/下载:70/0  |  提交时间:2019/12/13
Leveraging the Error Resilience of Neural Networks for Designing Highly Energy Efficient Accelerators 期刊论文
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2015, 卷号: 34, 期号: 8, 页码: 1223-1235
作者:  Du, Zidong;  Lingamneni, Avinash;  Chen, Yunji;  Palem, Krishna V.;  Temam, Olivier;  Wu, Chengyong
收藏  |  浏览/下载:54/0  |  提交时间:2019/12/13
Accelerator architectures  energy efficient  hardware neuron network  inexact computing