中国科学院计算技术研究所机构知识库

浏览/检索结果: 共5条，第1-5条

帮助

限定条件

收录类别：SCI

已选(0)清除 条数/页：5101520253035404550556065707580859095100   排序方式：请选择期刊影响因子升序期刊影响因子降序发表日期升序发表日期降序提交时间升序提交时间降序作者升序作者降序WOS被引频次升序WOS被引频次降序题名升序题名降序
	Frequency-Domain Inference Acceleration for Convolutional Neural Networks Using ReRAMs 期刊论文 IEEE TRANSACTIONS ON PARALLEL AND DISTRIBUTED SYSTEMS, 2023, 卷号: 34, 期号: 12, 页码: 3133-3146 作者:  Liu, Bosheng;  Jiang, Zhuoshen;  Wu, Yalan;  Wu, Jigang;  Chen, Xiaoming;  Liu, Peng;  Zhou, Qingguo;  Han, Yinhe 收藏  |  浏览/下载：8/0  |  提交时间：2023/12/04 Frequency-domain accelerator  energy efficiency  resistive random access memory  frequency-domain convolutions
	PIM-Align: A Processing-in-Memory Architecture for FM-Index Search Algorithm 期刊论文 JOURNAL OF COMPUTER SCIENCE AND TECHNOLOGY, 2021, 卷号: 36, 期号: 1, 页码: 56-70 作者:  Li, Xue-Qi;  Tan, Guang-Ming;  Sun, Ning-Hui 收藏  |  浏览/下载：36/0  |  提交时间：2021/12/01 accelerator design  genomic sequence alignment  near-memory computing
	Leveraging the Error Resilience of Neural Networks for Designing Highly Energy Efficient Accelerators 期刊论文 IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2015, 卷号: 34, 期号: 8, 页码: 1223-1235 作者:  Du, Zidong;  Lingamneni, Avinash;  Chen, Yunji;  Palem, Krishna V.;  Temam, Olivier;  Wu, Chengyong 收藏  |  浏览/下载：54/0  |  提交时间：2019/12/13 Accelerator architectures  energy efficient  hardware neuron network  inexact computing
	Design and Implementation of an ASIC-based Sensor Device for WSN Applications 期刊论文 IEEE TRANSACTIONS ON CONSUMER ELECTRONICS, 2009, 卷号: 55, 期号: 4, 页码: 1959-1967 作者:  Lu, Shilong;  Huang, Xi;  Cui, Li;  Zhao, Ze;  Li, Dong 收藏  |  浏览/下载：37/0  |  提交时间：2019/12/16 WSN  sensor device  chip architecture
	Implementing a 1GHz four-issue out-of-order execution microprocessor in a standard cell ASIC methodology 期刊论文 JOURNAL OF COMPUTER SCIENCE AND TECHNOLOGY, 2007, 卷号: 22, 期号: 1, 页码: 1-14 作者:  Hu, Wei-Wu;  Zhao, Ji-Ye;  Zhong, Shi-Qiang;  Yang, Xu;  Guidetti, Elio;  Wu, Chris 收藏  |  浏览/下载：40/0  |  提交时间：2019/12/16 general-purpose processor  superscalar pipeline  out-of-order execution  non-blocking cache  physical design  synthesis flow  bit-sliced placement  crafted cell  performance evaluation