Institute of Computing Technology, Chinese Academy IR
Asynchronous Memory Access Unit: Exploiting Massive Parallelism for Far Memory Access | |
Wang, Luming1,2; Zhang, Xu1,2; Wang, Songyue1,2; Jiang, Zhuolun1,2; Lu, Tianyue1,2; Chen, Mingyu1,2; Luo, Siwei3; Hijang, Keji3 | |
2024-09-01 | |
发表期刊 | ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION |
ISSN | 1544-3566 |
卷号 | 21期号:3页码:28 |
摘要 | The growing memory demands of modern applications have driven the adoption of far memory technologies in data centers to provide cost-effective, high-capacity memory solutions. However, far memory presents new performance challenges because its access latencies are significantly longer and more variable than local DRAM. For applications to achieve acceptable performance on far memory, a high degree of memory-level parallelism (MLP) is needed to tolerate the long access latency. While modern out-of-order processors are capable of exploiting a certain degree of MLP, they are constrained by resource limitations and hardware complexity. The key obstacle is the synchronous memory |
关键词 | CCS Concepts: Computer systems organization Parallel architectures Hardware Memory |
DOI | 10.1145/3663479 |
收录类别 | SCI |
语种 | 英语 |
资助项目 | National Key Research and Development Program of China[:2022YFB4500403] |
WOS研究方向 | Computer Science |
WOS类目 | Computer Science, Hardware & Architecture ; Computer Science, Theory & Methods |
WOS记录号 | WOS:001325769100001 |
出版者 | ASSOC COMPUTING MACHINERY |
引用统计 | |
文献类型 | 期刊论文 |
条目标识符 | http://119.78.100.204/handle/2XEOYT63/39560 |
专题 | 中国科学院计算技术研究所期刊论文_英文 |
通讯作者 | Wang, Luming |
作者单位 | 1.Chinese Acad Sci, Inst Comp Technol, State Key Lab Processors, Beijing, Peoples R China 2.Univ Chinese Acad Sci, Beijing, Peoples R China 3.Huawei Technol Co Ltd, Shenzhen, Peoples R China |
推荐引用方式 GB/T 7714 | Wang, Luming,Zhang, Xu,Wang, Songyue,et al. Asynchronous Memory Access Unit: Exploiting Massive Parallelism for Far Memory Access[J]. ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION,2024,21(3):28. |
APA | Wang, Luming.,Zhang, Xu.,Wang, Songyue.,Jiang, Zhuolun.,Lu, Tianyue.,...&Hijang, Keji.(2024).Asynchronous Memory Access Unit: Exploiting Massive Parallelism for Far Memory Access.ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION,21(3),28. |
MLA | Wang, Luming,et al."Asynchronous Memory Access Unit: Exploiting Massive Parallelism for Far Memory Access".ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION 21.3(2024):28. |
条目包含的文件 | 条目无相关文件。 |
除非特别说明,本系统中所有内容都受版权保护,并保留所有权利。
修改评论