A novel VLSI architecture of motion compensation for multiple standards

	A novel VLSI architecture of motion compensation for multiple standards
	Zheng, Junhao 1,2; Gao, Wen 3; Wu, David 4; Xie, Don 4
	2008-05-01
发表期刊	IEEE TRANSACTIONS ON CONSUMER ELECTRONICS
ISSN	0098-3063
卷号	54 期号:2 页码:687-694
摘要	Motion compensation (MC) is one of the most important technologies capable of removing the temporal redundancy and widely adopted by the main video standards. From the older MPEG-2 to the latest H.264 and the Chinese AVS, many efficient coding tools have been introduced into MC, such as new motion vector prediction, bi-directional matching, quarter precision interpolation, etc. However, these new features enormously increase the computational complexity and the memory bandwidth consumption. In this paper, we introduce a novel architecture design of Motion compensation (MC) for multiple video standards including MPEG-2, H.264, and AVS. The proposed design has a macroblock-level pipelined structure which consists of MV Predictor, Cache-based Fetch, and Pixel Interpolation unit The proposed architecture, exploits the parallelism in MC algorithm to accelerate the processing speed and uses the dedicated design to optimize the memory access. MV Predictor unit can cover all MV prediction algorithms for the three standards and provide a simple error concealment scheme. Cache-based Fetch unit can save 25% memory bandwidth of MC in average and doesn't impact the performance in the worst case. Pixel Interpolation unit adopts fully separate 1-D filtering structure which is designed to effectively avoid the redundant calculations. The architecture can achieve the real-time multiple-standard decoding for HDTV 1080i (1920x1088 4:2:0 60field/s) video. The efficient design can work at the frequency of 148.5MHz and the total gate count for logic circuit s is about 56K.(1)
关键词	motion compensation VLSI architecture AVS H.264
收录类别	SCI
语种	英语
WOS研究方向	Engineering ; Telecommunications
WOS类目	Engineering, Electrical & Electronic ; Telecommunications
WOS记录号	WOS:000257285300074
出版者	IEEE-INST ELECTRICAL ELECTRONICS ENGINEERS INC
引用统计	被引频次：18[WOS] [WOS记录] [WOS相关记录]
文献类型	期刊论文
条目标识符	http://119.78.100.204/handle/2XEOYT63/11224
专题	中国科学院计算技术研究所期刊论文_英文
通讯作者	Zheng, Junhao
作者单位	1.Chinese Acad Sci, Inst Comp Technol, Beijing 100080, Peoples R China 2.Chinese Acad Sci, Grad Sch, Beijing 100039, Peoples R China 3.Peking Univ, Inst Digital Media, Beijing 100871, Peoples R China 4.Spreadtrum Commun Inc, Shanghai 201203, Peoples R China
推荐引用方式 GB/T 7714	Zheng, Junhao,Gao, Wen,Wu, David,et al. A novel VLSI architecture of motion compensation for multiple standards[J]. IEEE TRANSACTIONS ON CONSUMER ELECTRONICS,2008,54(2):687-694.
APA	Zheng, Junhao,Gao, Wen,Wu, David,&Xie, Don.(2008).A novel VLSI architecture of motion compensation for multiple standards.IEEE TRANSACTIONS ON CONSUMER ELECTRONICS,54(2),687-694.
MLA	Zheng, Junhao,et al."A novel VLSI architecture of motion compensation for multiple standards".IEEE TRANSACTIONS ON CONSUMER ELECTRONICS 54.2(2008):687-694.